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ABSTRACT
In recent times, the development of high power density and high efficiency power
converters has become critical in power electronics applications like electric vehicles,
aircrafts, electric ships and so on. High-switching-frequency and high-temperature
operation are required to achieve this target. However, these requirements are exceeding
the theoretical material-related limits of silicon (Si) based devices. The emerging wide
bandgap power semiconductor technology is a promising solution to meet these
requirements. Silicon Carbide (SiC) and Gallium Nitride (GaN) are the most promising
among all wide bandgap semiconductor materials. SiC and GaN have almost a three
times larger bandgap (about 3eV), compared with Si (about 1eV). The breakdown electric
field of SiC and GaN is one order of magnitude higher than that of Si. The higher
breakdown electric field enables the design of wide bandgap power devices with a thinner
and higher doped voltage blocking layer. For unipolar power devices, this can yield a
lower on-state voltage drop and conduction loss. For bipolar power devices, this can lead
to a shorter switching time and lower switching loss. The high thermal conductivity of
SiC, together with large bandgap, allows SiC-based devices to operate at temperatures
exceeding 200oC. All of these properties make wide bandgap semiconductor devices a
promising alternative to Si-based devices.
The research work in this Ph.D dissertation can be broadly divided into two parts:
the development of power device models, and the development of loss models for wide
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bandgap power devices.
First, in order to characterize the switching performance of GaN High Electron
Mobility Transistor (HEMT), a simple and accurate circuit-simulator compact model for
a normally-off GaN HEMT device is developed. The model parameters can be easily
extracted from static I-V characteristics and C-V characteristics. This model captures
reverse channel conduction, which is a very important feature for circuit designers. A
parameter extraction method is proposed. A double pulse test-bench is built to test the
switching behavior of GaN HEMT. The accuracy of the proposed GaN HEMT model is
validated under resistive and inductive switching conditions, and simulation results match
well with experiments in terms of device switching waveforms.
Second, the static and switching characterizations of a SiC MOSFET’s body
diode are carried out. The static characterization of SiC MOSFET’s body diode is done
using a curve tracer and a double pulse test bench is built to characterize the inductive
switching behavior of SiC MOSFET’s body diode. The reverse recovery of SiC
MOSFET’s body diode is shown at different junction temperatures, forward conduction
currents and current commutation slopes. In order to evaluate the performance of SiC
MOSFET’s body diode in different applications, an accurate physics-based diode model
is introduced to perform simulations of SiC MOSFET’s body diode. The validation of the
body diode model is presented to prove the accuracy of the device model over a wide
temperature range.
Third, an accurate analytical loss model that takes into account parasitic elements
for power converters utilizing SiC MOSFETs and SiC Schottky diodes is proposed. A
novel feature of this loss model is that it considers the PCB parasitic elements in the
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circuits and the ringing loss. The switching process is analyzed in details, and the typical
switching waveforms are given. The analytical results are compared with experimental
results to verify the proposed analytical loss model.
Finally, a performance projection method and scalable loss model for SiC
MOSFETs and SiC Schottky diodes are developed. To our knowledge, this is the first
scalable loss model that provides performance projection capability for future SiC
MOSFETs and SiC Schottky diodes. The parameters of these models are extracted from
device datasheets by using a curve fitting method. Loss estimation of future SiC
MOSFETs and SiC Schottky diodes can be performed based on the proposed scalable
loss model.
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CHAPTER 1
INTRODUCTION
1.1 WIDE BANDGAP SEMICONDUCTOR DEVICES FOR POWER ELECTRONICS
Power electronics can be defined as the application of solid-state electronics to
condition, control and convert electric power. With increasing concern for energy
delivery and environmental protection, power electronics is playing an increasingly
important role in human society. Power semiconductor devices are the core solid-state
components in the overall power conversion system, and they most often incur the largest
portion of power losses in that system. Therefore, the development of power
semiconductor devices has been the driving force in the progress of power electronics
systems. Until recently, silicon (Si)-based devices have dominated the power device
market due to mature and well-established fabrication technology for Si. However, with
the growing need for high temperature, high power density and high frequency operation,
silicon devices are reaching some inherent limits in their performance. For example, a
variety of applications in the aircraft, automotive, and energy exploration industries
require power conversion systems to operate at an ambient temperature significantly
above 200 °C, far beyond Si material limits. Consequently, a new generation of so-called
wide bandgap semiconductor devices has emerged as viable replacements for the current
Si-based power devices.
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At present, silicon carbide (SiC) and gallium nitride (GaN) are the most
promising among all wide band-gap semiconductor materials [1][2][3]. Table 1.1
compares the material properties of Si, SiC and GaN. SiC and GaN have approximately
three times larger bandgap (about 3 eV) compared with Si (about 1 eV). A large bandgap
results in lower leakage currents than Si, and consequently in a much higher operating
temperature. The breakdown electric field of SiC and GaN is one order of magnitude
higher than that of Si. The higher breakdown electric field allows the design of wide
bandgap power devices with thinner and more highly-doped voltage-blocking layers. As
a consequence, a lower on-state voltage drop and conduction loss for a given breakdown
voltage can be achieved. The high thermal conductivity of SiC, together with the large
bandgap, allows SiC-based devices to operate at temperatures easily exceeding 200 °C
[4][5][6]. All of the above properties make wide bandgap semiconductor devices a
promising alternative to Si-based devices.
Table 1.1 Physical characteristics of Si, SiC and GaN
Material Property
Bandgap (eV)
Critical Electric Field (MV/cm)
Electron Mobility (cm2/V·sec)
Electron Saturation Velocity (106 cm/sec)
Thermal Conductivity (W/m·K)

Si
1.1
0.3
1450
10
130

SiC
3.2
3.2
700
20
700

GaN
3.4
3.5
2000
25
110

1.1.1 OVERVIEW OF COMMERCIALLY AVAILABLE SIC POWER DEVICES
A substantial amount of research and development activity has occurred over the
past 20 years in the development of SiC power devices. As a result, high voltage (from
600V to 1200V) SiC unipolar power switches, such as JFETs and MOSFETs have
become commercially available on the market since 2011 from Cree, Infineon and other
2

manufacturers [7]. Compared to conventional Si-based devices with the same voltage
ratings, these SiC active power devices offer much lower on-state resistance per unit area
than Si MOSFETs and much faster switching speed than Si IGBTs and GTOs. The
advantages of SiC also encouraged the commercialization of SiC Schottky diodes with
blocking voltages from 600 V up to 1200V by Cree, GeneSiC and other device
manufacturers. These SiC Schottky diodes provide ulta-fast switching speed and almost
zero reverse recovery, compared with conventional Si p-i-n diodes. Fig 1.1 shows the
main SiC device manufacturers and their relevant SiC power devices (note that
SemiSouth has been out of business since 2013).

Figure 1.1 Major SiC power device manufacturers and their relevant products [8]
3

1.1.2 OVERVIEW OF COMMERCIALLY AVAILABLE GAN POWER DEVICES
Although GaN-based devices can theoretically offer better performance than SiC,
the lack of good-quality substrates hinders the development of high-voltage vertical GaN
power devices. However, the interest in GaN power devices by industry is increasing. At
present, two types of GaN power devices have been reported: 1) GaN high-electron
mobility transistors (HEMTs) and 2) GaN Schottky diodes. Currently, due to the lack of
high quality GaN substrates, GaN epilayers are grown on substrates made of other
materials, such as Si, SiC and sapphire. Silicon substrates are widely used for GaN-based
devices, due to their low cost and mature fabrication techniques, even if the GaN epilayer
quality is poor due to lattice mismatch. This lattice mismatch might introduce defects and
lower device reliability. However, GaN substrates are becoming available, and they are
expected to improve the resulting material quality and device performance.
Fig 1.2 shows the typical GaN HEMT lateral structure with three terminal
contacts (source, gate and drain). A thick undoped GaN layer is grown on the Si
substrate. On the top of the undoped GaN layer, an aluminum GaN (AlGaN) layer is
grown. The conductivity of GaN HEMT is based on its piezoelectric property. A 2-D
electron gas (2-DEG) is generated at the interface between AlGaN and GaN, with very
high electron mobility (1200-2000cm2/V s) and high conductivity [9].
Several GaN HEMT products having blocking voltages ranging from 30V to
650V have been released by various manufacturers, such as EPC, GaN Systems and
Transphorm. The first commercially available discrete GaN HEMTs are from Efficient
Power Conversion (EPC), and they are enhancement-mode devices. The enhancement4

mode GaN device is in the off state for zero Vgs applied voltage, while a positive Vgs is
needed to turn it on. Presently, enhancement-mode GaN HEMTs from EPC have
blocking voltages ranging from 30V to 450V. GaN Systems offers 100V and 650V
enhancement-mode GaN HEMTs. Transphorm produces depletion-mode GaN transistors
with 600V rating. A depletion-mode device is naturally conductive if no voltage is
applied between gate and source. To turn off the device, a negative gate-source voltage is
applied so that the 2-DEG under the gate is depleted. The cascode structure shown in Fig
1.3 is used with a depletion-mode GaN device to make the whole device operate like a
normally-off device. In the cascode structure, a low-voltage silicon MOSFET is
connected in series with the depletion-mode high-voltage GaN HEMT and the HEMT
gate is connected to the MOSFET source. The low-voltage Si MOSFET controls the
ON/OFF status of the high-voltage GaN HEMT [11][12][13].

Figure 1.2 GaN HEMT structure [10]
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Figure 1.3 Cascode structure for depletion-mode GaN HEMT
Significant efforts have been made on high-voltage GaN Schottky diodes for
high-frequency high-power switching applications [14]. Due to the lack of highconductivity GaN substrates, most of the reported GaN Schottky diodes are based on the
lateral structure. To my knowledge, no commercial GaN Schottky diode is currently
available on the market.

1.2 RESEARCH MOTIVATIONS AND OBJECTIVES
The analysis and applications of wide bandgap power devices require a significant
research effort, including the development of device models for wide bandgap power
devices, and loss modeling of wide bandgap power devices. This dissertation describes
contributions in three areas:
1. Development of wide bandgap power semiconductor device models
2. Development of analytical loss model for wide bandgap power devices
3. Development of performance projection method and scalable loss model for
SiC MOSFETs and SiC Schottky diodes
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1.2.1 DEVELOPMENT

OF

WIDE BANDGAP POWER SEMICONDUCTOR DEVICE

MODELS
Since power semiconductor device performance plays a key role in power
electronics applications, power electronics designers need circuit-oriented device models
to simulate the performance of power devices in different applications. The basic
objective in device modeling is to obtain a predictive description of the current flow
through the device as a function of the applied voltages and currents, environmental
conditions, such as temperature and radiation, and physical characteristics, such as
geometry, doping levels, and so on. In general, there is a trade-off between computational
speed and model accuracy. The required accuracy and simulation time are crucial factors
considered by device model designers when making this tradeoff. A very simple device
model generally provides fast simulation speed, but does not provide physical insight into
power device behavior and simulation accuracy is sacrificed. In contrast, a more
complicated physics-based model is usually preferred for accurate simulation of device
behavior, but it is very time-consuming and not very suitable for circuit simulations [15].
This dissertation focuses on the development of a simple and accurate circuitsimulator compact model for GaN HEMT, and a physics-based model for SiC MOSFET
body diode.

1.2.2 DEVELOPMENT

OF

ANALYTICAL LOSS MODEL

FOR

WIDE BANDGAP

POWER DEVICES
In power converter design, power losses of the power semiconductor devices are
important because they strongly affect the efficiency of the power converter circuits and
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determine the dimensioning of their cooling systems [16][17]. An accurate power loss
model of the power semiconductor devices is needed for switching power converter
design. Analytical loss models use closed form mathematical equations to accurately
describe power loss mechanisms and quantify losses as a function of various design
parameters. The efficiency and power loss can be estimated based on these analytical loss
models.
In this project, my research focuses on analytical loss model development of SiC
power semiconductor devices, such as SiC MOSFET and SiC Schottky diode. The
proposed loss model should be able to accurately estimate the power losses, which are
critical to evaluate the efficiency and physical size of power converters.

1.2.3 DEVELOPMENT

OF

PERFORMANCE

SCALABLE LOSS MODEL

FOR

PROJECTION

SIC MOSFETS

AND

METHOD

AND

SIC SCHOTTKY

DIODES
In 2011, Cree launched industry’s first commercial SiC power MOSFET, which
provided blocking voltage up to 1200V with an 80mΩ on-resistance at room temperature.
Cree and other semiconductor manufacturers are also evaluating SiC power MOSFETs
with higher blocking voltages (>1.2kV). However, higher-voltage SiC MOSFETs
(>1.7kV) are not commercially available at the present time. Consequently no datasheet
data is available and only limited sample device characterization has been published in
the literature. In order to analyze the device behavior of upcoming high-voltage SiC
MOSFETs (>1.7kV), power electronics researchers and engineers have a need for
methods for future device performance projection.
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The Schottky diode is also a very attractive unipolar device, formed by an
electrically non-linear contact between a metal and a semiconductor bulk region. Cree
has recently introduced its SiC Schottky diode products, with rated voltage ranging from
600V to 1700V, and rated current ranging from 1A to 100A. SiC Schottky diode is a very
promising candidate to replace in the future silicon p-i-n diode for blocking voltage range
from 600V to 3000V. Performance projection of SiC Schottky diodes for higher voltage
and higher current ratings are also of interest for power electronics engineers.
Therefore, performance projection method and scalable loss model for SiC power
devices are needed in system-level simulators like Smart Ship Systems Design (S3D) for
power electronics researchers. S3D is a ship design tool that is capable of performing
electric ship design concept development. It is critical to be able to project future SiC
converter performance as the wide bandgap device technology advances. The objective of
the proposed research is to produce models that accurately predict future SiC device
performance. The proposed model will be able to answer system level questions such as
converter efficiency, power dissipation, thermal cooling requirements and semiconductor
temperature estimation.

1.3 STATE OF THE ART IN RESEARCH
1.3.1 GAN HEMT MODELS
Power GaN devices have evolved rapidly in recent times. In particular, the GaN
high-electron-mobility transistor (HEMT) is the most promising active device in GaN.
GaN HEMT has a better Baliga figure of merit compared to state-of-the-art Si
MOSFETs, because GaN HEMT has the features of low on-state resistance, small
9

parasitic device capacitance and high critical electric field [18]. As a result, GaN HEMT
can switch at faster speeds and exhibit lower power loss. So far several device models
have been proposed for GaN HEMT, most of them based on device physics. These
physics-based device models provide more accuracy but have some disadvantages: they
typically require several device parameters (which are usually unavailable to circuit
designers) to apply the model to a specific device, they are complicated and require long
simulation time [19]. Additionally, most of these models have originally been developed
for RF or microwave applications, which are quite different from power electronics
applications. Very few papers have been published on the development of device model
for GaN HEMT in the power conversion area. In [20], a simple GaN power transistor
model for DC-DC converters has been proposed, and it is shown to have good static
characteristics in most respects. However, the paper does not provide switching
characteristics and does not consider the reverse channel current conduction behavior of
GaN HEMT. The reverse channel current conduction is of vital importance, because the
GaN transistor has no body diode. When GaN HEMT is required to operate in the third
quadrant, the reverse channel current conduction from source to drain functions as an
equivalent body diode. In [21], a GaN HEMT model has been developed in SaberRD and
static I-V and C-V characteristics have been validated, but the validation of switching
characteristics is not provided.

1.3.2 SIC MOSFET BODY DIODE MODELS
In inductive hard switching, SiC MOSFET body diode is used if no external antiparallel diode is connected. For example, in a synchronous buck converter the inductor
current flows through the lower MOSFET body diode in a synchronous buck converter
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during the dead time periods. In [22], the feasibility of using SiC MOSFETs in
synchronous rectification is investigated. SiC MOSFET body diode shows less reverse
recovery than Si MOSFET body diode, due to the shorter carrier lifetime in SiC material.
In order to utilize the body diode of SiC MOSFET, a complete characterization (static
and dynamic) of SiC MOSFET body diode is required. In addition, a circuit-oriented
device model is needed to evaluate the performance of SiC MOSFET body diode in
power converter design. However, only few papers investigate the characteristics of SiC
MOSFET body diode and device model development of SiC MOSFET body diode.
A comparative performance study of Si and SiC MOSFET body diodes is
conducted in [23]. The static and dynamic characteristics of Si and SiC MOSFET body
diode are demonstrated. However, the characterization of SiC MOSFET body diode is
not completed. For example, the temperature-dependent static characteristics of SiC
MOSFET body diode are not available. In [24], the authors investigate the switching
characteristics of SiC MOSFET body diode at varied temperatures, and switching loss
from reverse recovery. In addition, in [25] the body diode turn-off behavior is
characterized under different turn-off voltages, forward currents, current commutating
slopes and junction temperatures.
In [26], A Fourier series method to model SiC MOSFET body diode is
introduced. This model uses the Fourier series solution to the ambipolar diffusion
equation. However, this model is not validated over a wide temperature range. The
parameter extraction method for this model is not shown, which is crucial to the
practicality of the model for the circuit designers.
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1.3.3 ANALYTICAL LOSS MODEL FOR SIC POWER DEVICES
Power losses in power semiconductor devices consist of conduction loss and
switching loss. The conduction loss can be accurately estimated from the device static IV characteristics. The switching loss is dependent not only on device parameters, but also
on circuit parameters, such as gate drive current, stray inductances and device parasitic
capacitances. For switching loss estimation, the simplest analytical loss model treats
power switch turn-on and turn-off current and voltage waveforms as piecewise linear.
This conventional loss model yields closed form equations that can be easily used to
calculate device switching loss. However, this model does not take into account parasitic
elements from PCB layout and devices packages. Therefore, the loss prediction based on
piecewise linear loss model is not accurate and does not match experimental results very
well, especially for high frequency switching operation. In order to improve the accuracy
of the analytical loss model, parasitic inductances in circuit and device capacitances
should be considered.
Some papers have been published to propose analytical loss models for Si
MOSFET. In [27] and [28], the effect of the nonlinearity characteristics of MOSFET
capacitances is included in the proposed loss models. In addition, the parasitic
inductances from PCB and device packages are also considered. The drawback of these
models is their complexity. In [29], an analytical switching loss model is proposed for
synchronous buck voltage regulators. The equations to calculate the rise and fall times are
given. The impact of parasitic inductances is included in the model. However, the model
is originally developed for low voltage Si MOSFETs, not for high voltage SiC
MOSFETs. In addition, the MOSFET turn-off ringing loss is not included in the model.
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1.3.4 PERFORMANCE PROJECTION METHOD AND SCALABLE MODEL FOR SIC
POWER DEVICES
To my knowledge, no scalable loss model that provides performance projection
capability for future SiC MOSFETs and SiC Schottky diodes can be found in the
literature. A performance projection method and scalable loss model for future SiC power
devices is a new research work in academia.

1.4 CONTRIBUTIONS
There are four original contributions in this dissertation.
First, a simple and accurate circuit-simulator compact model for gallium nitride
(GaN) high electron mobility transistor (HEMT) is proposed and validated under both
static and switching conditions [30]. A novel feature of this model is that it is valid also
in the third quadrant, which is important when the device operates as a freewheeling
diode. The only measurements required for the parameter extraction are simple I-V static
characteristics and C-V characteristics. A parameter extraction procedure is proposed. A
double-pulse test-bench is built to characterize the resistive and inductive switching
behavior of the GaN device. A simulation model is built in Pspice software tool,
considering the parasitic elements associated with the PCB interconnections and other
components (load resistor, load inductor and current shunt monitor). The Pspice
simulation results are compared with experimental results. The comparison shows good
agreement between simulation and experimental results under both resistive and
inductive switching conditions. Operation in the third quadrant under inductive switching
is also validated.
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Second, the static and dynamic characterizations of SiC MOSFET body diode are
presented. To my knowledge, this is the first complete characterization of SiC MOSFET
body diode in literature. The static characterization of SiC MOSFET body diode is
carried out using a curve tracer. The I-V curves of SiC MOSFET body diode at varied
junction temperatures are given. The dynamic characteristics of SiC MOSFET body
diode are tested based on a double pulse test bench. The switching behavior of SiC
MOSFET body diode at different current commutating slopes, forward conduction
currents and junction temperatures is demonstrated. The body diode device model is
described in detail. A parameter extraction procedure is introduced to increase the
practicality of the model for the circuit designers. The parameter extraction requires only
data from the manufacturer’s datasheets and one simple switching measurement. The
body diode model is validated by experimental results over a wide temperature range.
Third, a simple and accurate analytical loss model for SiC power devices is
developed. This model takes into account device capacitances and the parasitic
inductances in the circuit, which is a very important feature for circuit designers. In
addition, the ringing loss and the loss from reverse capacitive charging current of SiC
Schottky diode are considered. The turn-on and turn-off transitions are analyzed in detail.
The accuracy of the proposed model is validated by numerous experimental results, and
the accuracy comparison of the proposed loss model and piecewise linear loss model is
presented.
Finally, a performance projection method and a scalable loss model for SiC
MOSFETs and SiC Schottky diodes are proposed [31]. To my knowledge, this is the first
scalable loss model that provides performance projection capability for future SiC
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MOSFETs and SiC Schottky diodes. The parameters of these models are extracted from
device datasheets by using a curve fitting method. Loss estimation of future SiC
MOSFETs and SiC Schottky diodes can be performed based on the proposed scalable
loss model.

1.5 DISSERTATION ORGANIZATION
Based on the above objectives, the dissertation is organized as follow:
Chapter 2 presents a simple and accurate circuit-simulator compact model for
GaN HEMT. The static and switching characterizations on GaN HEMT are conducted.
The only measurements required for the parameter extraction are simple I-V static
characteristics and C-V characteristics. A parameter extraction procedure is proposed.
The model for GaN HEMT is validated by numerous experiments over a wide
temperature range.
In Chapter 3, the static and dynamic characterizations of SiC MOSFET’s body
diode are presented. The body diode device model is described in detail. A parameter
extraction procedure is introduced to increase the practicality of the model for the circuit
designers. Validation with experimental results demonstrates the accuracy of the body
diode model.
Chapter 4 proposes a simple and accurate analytical loss model for SiC power
devices. The turn-on and turn-off transitions are analyzed. The accuracy of the proposed
model is validated by numerous experimental results, and the accuracy comparison of the
proposed loss model and piecewise linear loss model is presented.
Chapter 5 develops a performance projection method and a scalable loss model
for SiC MOSFETs and SiC Schottky diodes. The parameters of these models are
15

extracted from device datasheets by using a curve fitting method. Loss estimation of
future SiC MOSFETs and SiC Schottky diodes can be performed based on the proposed
scalable loss model.
Chapter 6 summaries the dissertation and gives some ideas for future work.
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CHAPTER 2
CHARACTERIZATION AND MODELING OF A GALLIUM NITRIDE
POWER HEMT
Gallium Nitride (GaN) is considered one of the most promising semiconductor
material candidates for high-frequency, high-efficiency and high-power-density power
conversion applications with significant advantages over silicon because of its excellent
electrical properties, such as wider bandgap, higher thermal conductivity and higher
critical breakdown electric field [32][33]. The GaN high-electron-mobility transistor
(HEMT) is the most promising active device in GaN and is currently available from
various manufacturers, such as EPC, International Rectifier, Transphorm, GaN Systems
and others. GaN HEMT has a better Baliga figure of merit compared to state-of-the-art Si
MOSFETs, because GaN HEMT exhibits low on-state resistance, small parasitic device
capacitance and high critical electric field [34]. As a result, GaN HEMT can switch at
faster speeds and exhibit lower conduction and switching losses [35][36][37]. Since
power semiconductor device performance plays a key role in power electronics
applications, power electronics designers need validated circuit-oriented device models to
evaluate the performance of GaN HEMTs in different applications. The objective of this
work is to develop a simple and accurate circuit-simulator compact device model, and
validate it for commercially available GaN HEMT devices under static and switching
conditions.
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In this chapter, a simple and accurate circuit-simulator compact model for
Gallium Nitride (GaN) high electron mobility transistor (HEMT) is proposed and
validated under both static and switching conditions. A novel feature of this model is that
it is valid also in the third quadrant, which is important when the device operates as a
freewheeling diode. The only measurements required for the parameter extraction are
simple I-V static characteristics and C-V characteristics. A detailed parameter extraction
procedure is presented. Furthermore, a double-pulse test-bench is built to characterize the
resistive and inductive switching behavior of the GaN device. A simulation model is built
in Pspice software tool, considering the parasitic elements associated with the PCB
interconnections and other components (load resistor, load inductor and current shunt
monitor). The Pspice simulation results are compared with experimental results. The
comparison shows good agreement between simulation and experimental results under
both resistive and inductive switching conditions. Operation in the third quadrant under
inductive switching is also validated.

2.1 DEVELOPMENT OF DEVICE SIMULATION MODEL
The simple circuit-simulator compact GaN HEMT model developed in this work
is shown in Fig 2.1. The model comprises a voltage-dependent current source Ids, two
voltage-dependent capacitances Cgd and Cds, a voltage-independent gate-source
capacitance Cgs, and three parasitic resistances Rg, Rs and Rd. The voltage-dependent
current source Ids is used to model static current-voltage (I-V) characteristics for both
forward and reverse conduction. The three parasitic capacitances play a vital role in
determining device switching performance.
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2.1.1 VOLTAGE-DEPENDENT CURRENT SOURCE IDS
The voltage-dependent current source Ids is a bidirectional current source function
of internal device node voltages Vds and Vgs. Since the device has a nearly symmetrical
lateral structure, a positive gate-to-drain voltage will enhance channel conduction in the
third quadrant in the same way as a positive gate-to-source voltage does in the first
quadrant. Therefore, the forward and reverse channel conduction modes are both taken
into account. In order to accurately predict power converter performance at different
operating temperatures, accurate temperature-dependent device constant Kp is used in the
circuit model.
Drain

ID
Rd
d

Cgd
Vgd
Rg
Gate

Cgs

Vds

g

Ids
Vgs

Cds

s
Rs

Source

Figure 2.1 Structure of the GaN HEMT model
The model I-V characteristics are calculated using the following equations for the
four operating modes: forward linear, forward saturation, reverse linear and reverse
saturation mode.
1) Linear region in forward conduction mode (Vds>0)
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Operation in this region occurs when the gate-source voltage bias Vgs is larger
than the gate threshold voltage for forward channel conduction Vth1, and the internal node
voltage bias Vds satisfies the equation

V ds < V gs − V th1

Equation 2-1

Under this condition, the current of the voltage-dependent current source is given
by:
2
I ds = K p1[ (Vgs − Vth1)Vds − Vds / 2]

Equation 2-2

where Kp1 is the temperature-dependent device constant in forward conduction mode.
2) Saturation region in forward conduction mode (Vds>0)
When the internal node voltage bias Vds satisfies the equation

V ds > V gs −V th1

Equation 2-3

the drain bias causes the device channel to pinch off at the drain end and the current is
given by:
2
I ds = K p1(Vgs − Vth1) (1 + λ 1Vds ) / 2

Equation 2-4

where λ1 is the channel length modulation parameter for forward channel conduction.
3) Linear region in reverse conduction mode (Vds<0)
Whereas for forward conduction (Vds>0) the voltage that controls channel
conduction is the gate-source voltage Vgs, for reverse conduction (Vds<0) the drain and
source terminals reverse their roles and the controlling voltage is the gate-drain voltage
Vgd. When the gate-drain voltage bias Vgd is larger than the threshold voltage for reverse
channel conduction Vth2, the channel current in this linear region is given by:
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2
I ds = −K p2 [(Vgd −Vth2)Vsd −Vsd / 2]

Equation 2-5

where Kp2 is the temperature-dependent device constant in reverse conduction mode.
4) Saturation region in reverse conduction mode (Vds<0)
When the voltage Vsd satisfies the equation

V sd > V gd −V th2

Equation 2-6

the reverse conducting channel is pinched off at the source end and the current is given
by
2
I ds = −K p2(Vgd −Vth2) / 2

Equation 2-7

5) Off region in both forward conduction and reverse conduction modes
For positive drain-source voltage, when Vgs is smaller than threshold voltage Vth1,
the channel in forward conduction is off and channel current Ids is equal to zero.
Similarly, for negative drain-source voltage, when Vgd is lower than threshold voltage
Vth2, channel current Ids is also equal to zero, because the conduction channel is off in this
case.

2.1.2 PARASITIC CAPACITANCES CGS, CGD AND CDS
Since gate-source capacitance is relatively independent of the voltage potentials
applied to the electrodes, a constant gate-source capacitance Cgs is used in this device
model. This assumption is justified by device capacitance measurement shown in Fig 2.8.
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Capacitances Cgd and Cds are nonlinear voltage dependent parasitic capacitances, given
by:

C gd =

C ds =

C gd 0

V gd 
1 +

PB1 


m1

C ds 0

V ds 
 1 + PB 2 



m2

Equation 2-8

Equation 2-9

where Cgd0 is the zero-bias gate-to-drain capacitance, and Cds0 is the zero-bias drain to
source capacitance. PB1 and PB2 are the junction built-in potentials for gate-drain
capacitance Cgd and drain-source capacitance Cds, respectively. The parameters m1 and
m2 are the junction grading coefficients for gate-drain capacitance Cgd and drain-source
capacitance Cds, respectively.

2.1.3 PARASITIC RESISTANCES RG, RS AND RD
The internal gate resistance Rg is assumed to be zero, compared with the external
gate resistance typically introduced to dampen transient oscillations during switching
transients. Resistances Rd and Rs are assumed to be constant and represent the distributed
nature of terminal contact mesh.

2.1.4 TEMPERATURE DEPENDENCE OF DEVICE CONSTANT KP
In order to accurately estimate the device conduction loss versus temperature, the
device model should include the temperature dependence of the device constant Kp,
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which determines the voltage drop across the device as a function of current. A quadratic
fit for the temperature dependence of the device constant Kp is proposed:
K p = K p 0 / (1 + Tc1 (T − T0 ) + Tc 2 (T − T0 )2 )

Equation 2-10

where Kp0 is the nominal device constant at room temperature, T0 is nominal room
temperature, and Tc1 and Tc2 are temperature coefficients.
The complete list of the needed parameters for the considered device model is
shown in Table 2.1.
Table 2.1 GaN HEMT model parameters
Kp1
Kp2
Vth1
Vth2
λ1
Cgs
Cgd0
PB1
m1
Cds0
PB2
m2
Rd
Rs
Tc1-1
Tc2-1
Tc1-2
Tc2-2

Forward conduction device constant at room temperature
Reverse conduction device constant at room temperature
Forward conduction threshold voltage
Reverse conduction threshold voltage
Forward conduction channel length modulation coefficient
Gate-source capacitance
Zero-bias gate-drain capacitance
Built-in potential for gate-drain capacitance
Junction grading coefficient for gate-drain capacitance
Zero-bias drain-source capacitance
Built-in potential for drain-source capacitance
Junction grading coefficient for drain-source capacitance
Drain parasitic resistance
Source parasitic resistance
Temperature coefficients for forward conduction device constant
Temperature coefficients for reverse conduction device constant
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2.2 STATIC CHARACTERIZATION AND PARAMETER EXTRACTION
The parameter extraction approach used in this model is based on static
characterization of the semiconductor device. The device under investigation is the
commercially available EPC 2001 (100V/25A) from EPC. Static I-V characteristics are
measured with a Tektronix 371A curve tracer, and capacitance C-V characteristics with a
Keithley 590 CV analyzer.

2.2.1 STATIC CHARACTERISTICS OF GAN HEMT
The forward output characteristic family of curves is measured under different
gate-source voltage bias conditions (from 2V up to 5V) in Fig 2.2. The reverse output
characteristic curves under different gate-source voltage bias conditions (from -3V up to
2V) are shown in Fig 2.3. It is interesting to notice that the reverse characteristic curves
do not exhibit saturation characteristics similar to the forward characteristics curves. This
is due to the fact that these characteristics are measured with a curve tracer under
constant gate-source voltage Vgs=const, but for reverse conduction the controlling voltage
is the gate-drain voltage Vgd. As source-drain voltage Vsd increases, gate-drain voltage
also increases according to

V gd = V gs + V sd = const + V sd

24

Equation 2-11
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Figure 2.2 Measured forward output I-V characteristics at room temperature 25oC for
EPC2001
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Figure 2.3 Measured reverse output I-V characteristics at room temperature 25oC for
EPC2001
The measured forward output characteristic curves (Vgs=2/3/4/5V) under
operating temperatures 25°C and 125°C are shown in Fig 2.4. As seen, the slope of the IV curve decreases with increasing temperature, indicating the decreasing channel
conductivity. This is due to the lower channel carrier mobility under higher operating
temperature. This device characteristic is potentially beneficial to device paralleling. Fig
2.5 shows the measured on-resistance at maximum gate-source voltage (Vgs=5V) as a
function of junction temperature. The measured on-resistance of GaN HEMT increases
from 6.01 mΩ to 10.01 mΩ, as device junction temperature rises from 25 oC to 125 oC.
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Figure 2.4 Measurement of forward output I-V characteristics at 25oC (solid) and 125 oC
(dashed)
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Figure 2.5 Measured on resistance of GaN HEMT at 5V gate-source voltage as a function
of junction temperature
The measured reverse output characteristics curves (Vgs=-3/-2/-1/0/2V) under
operating temperatures 25°C and 125°C show a similar behavior in Fig 2.6.
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Figure 2.6 Measurement of reverse output I-V characteristics at 25oC (solid) and 125 oC
(dashed)
The measured transfer characteristic of GaN HEMT at room temperature is shown
in Fig 2.7, which describes drain current Ids as a function of gate-source voltage Vgs at a
constant drain-source voltage Vds.
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Figure 2.7 Measurement of transfer characteristics at room temperature 25oC
A plot of measured device parasitic capacitances is shown in Fig 2.8. These
measurements justify the choice of having a constant gate-source capacitance Cgs, since
from Fig 2.8 one can see that C

=C

−C
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is approximately constant.
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Figure 2.8 Measured capacitances versus drain-to-source voltage for EPC 2001

2.2.2 PARAMETER EXTRACTION
The parameter extraction process for GaN HEMT is developed using only
measured static I-V and C-V characteristics. The parameter extraction procedure using
static characterizations is described as follows:
1) Forward conduction device constant Kp1 and threshold voltage Vth1
A curve of the square root of Ids versus gate-source voltage Vgs shown in Fig 2.9
is plotted to extract forward conduction device constant Kp1 and threshold voltage Vth1.
The constant (Kp1/2)0.5 is extracted from the slope of an operating point on the curve,
when the GaN HMET operates in saturation region of forward conduction. The threshold
voltage Vth1 is extracted from the point of intersection of the tangent line to the curve
with the x-axis.

28

Square root of drain current (A0.5)

12

Vds=4V
10
8
6

(Kp1/2)0.5
4
2
0
0

0.5

1

Vth1

1.5

2

2.5

3

-2

Gate-source voltage Vgs (V)

Figure 2.9 The plot of the square root of Ids vs. gate-source voltage
2) Forward conduction channel length modulation coefficient λ1
The channel-length modulation coefficient λ1 is extracted from the slope of
forward output I-V characteristics in the saturation region.
3) Reverse conduction device constant Kp2 and threshold voltage Vth2
A curve of the square root of Isd versus gate-drain voltage Vgd shown in Fig 2.10
is plotted to extract reverse conduction device constant Kp2 and threshold voltage Vth2.
The constant (Kp2/2)0.5 is extracted from the slope of an operating point on the curve,
when the GaN HEMT operates in saturation region of reverse conduction. The threshold
voltage Vth2 is extracted from the point of intersection of the tangent line to the curve.
4) Gate-source capacitance Cgs
The gate-source capacitance Cgs is approximately constant. The parameter Cgs is
extracted from Ciss and Crss measurements.
5) Zero-bias gate-drain capacitance Cgd0, built-in potential PB1, and junction grading
coefficient m1:
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Figure 2.10 The plot of the square root of Isd vs. gate-drain voltage
The zero-bias gate-drain capacitance Cgd0 is extracted from Crss measurement at
low gate-drain bias. As shown in Fig 2.11, the junction grading coefficient m1 is
extracted from the slope of gate-drain capacitance curve at high drain bias. The built-in
potential PB1 is extracted from a linear interpolation of the curve. The accuracy could be
improved by using a higher order interpolation at the cost of increased model complexity.
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Figure 2.11 The log-log plot of Cgd vs. drain-gate voltage
6) Zero-bias drain-source capacitance Cds0, built-in potential PB2, and junction grading
coefficient m2:
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The zero-bias gate-drain capacitance Cds0 is extracted from Coss and Crss
measurements at low drain-source bias. As shown in Fig 2.12, the junction grading
coefficient m2 is extracted from the slope of drain-source capacitance curve at high drain

Base 10 logarithm of drain-source capacitance Cds

bias. The built-in potential PB2 is extracted from a linear interpolation to the curve.
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Figure 2.12 The log-log plot of Cds vs. drain-source voltage
7) Drain parasitic resistance Rd, and source parasitic resistance Rs
The total forward conduction on-resistances at varied gate-source voltages are
extracted from output characteristics shown in Fig 2.13. In the linear I-V region, the
parasitic resistances Rd and Rs are connected in series with the internal channel
resistance.
With on-resistances extracted from Fig 2.13, a curve of total on-resistance as a
function of 1/(Vgs-Vth1) is given in Fig 2.14 to estimate the sum of parasitic resistances Rd
and Rs. The sum of Rd and Rs is extracted from the point of intersection of tangent line to
the curve with the y-axis [38].
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Figure 2.13 Forward conduction output characteristics and on-resistance extraction
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Figure 2.14 The plot of on-resistance Ron vs. 1/(Vgs-Vth1)
Considering the lateral device structure of GaN HEMT, drain parasitic resistance
Rd is much larger than source parasitic resistance Rs. Therefore, source parasitic
resistance Rs is assumed to be zero in this model.
8) Temperature coefficients Tc1_1, Tc1_2, Tc2_1, and Tc2_2
Only parameters Kp1 and Kp2 have temperature dependence. To extract the
temperature coefficients, the same extraction procedure for parameter Kp1 and Kp2 are
performed at several higher temperatures. Only the temperature-dependent parameters are
extracted at each temperature, while the temperature-independent parameters are fixed at
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their room temperature values. Values for parameters Kp1 and Kp2 are obtained at several
temperature points. Using temperature dependence equation (2-10), the temperature
coefficients are extracted using the parameter values as a function of temperature.

2.3 MODEL VALIDATION
The parameter extraction method of GaN HEMT model is described in this
section. Table 2.2 lists the extracted model parameter values for EPC 2001 (100V/25A)
GaN HEMT. In this section, the developed GaN HEMT model is validated under static
and switching conditions.
Table 2.2 Extracted model parameter values for EPC 2001
Parameter
Kp1
Kp2
Vth1
Vth2
λ1
Cgs
Cgd0
PB1
m1
Cds0
PB2
m2
Rd
Tc1-1
Tc2-1
Tc1-2
Tc2-2

Value
103.664A/V2
102.259A/V2
1.265 V
1.285 V
0.241 A/V
0.804 nF
0.151 nF
1.216 V
0.451
1.299 nF
1.805 V
0.302
2.400 mΩ
0.013
1.906╳10-5
0.002
6.241╳10-5

Source
DC transfer characteristics
DC transfer characteristics
DC transfer characteristics
DC transfer characteristics
DC output characteristics
C-V characteristics
C-V characteristics
C-V characteristics
C-V characteristics
C-V characteristics
C-V characteristics
C-V characteristics
DC output characteristics
Temperature
Temperature
Temperature
Temperature

2.3.1 VALIDATION OF STATIC CHARACTERISTICS
Fig 2.15 shows the comparison of simulated (dash lines) I-V characteristics of
GaN HEMT in forward conduction mode based on the extracted parameters with
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experimental (solid lines) static characteristics. The simulation I-V curves are in good
agreement with experimental data under different gate bias conditions, however, some
discrepancies can be observed in the saturation region. In order to capture the device onstate behavior, accurate modeling of the output characteristics in the linear region is
crucial. Fig 2.16 shows the comparison of simulated (dash lines) I-V characteristics of
GaN HEMT in the forward linear region based on the extracted parameters with
experimental (solid lines) static characteristics. Good agreement between measured and
simulated results is shown. Fig 2.17 shows the comparison between simulation (dash
lines) I-V curves and experimental I-V characteristics (solid lines) in reverse conduction
mode. The simulation results have very good matching with experimental results.
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Figure 2.15 Forward I-V characteristics comparison between simulation (dashed) and
measurement (solid) at room temperature 25oC
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Figure 2.16 Forward I-V characteristics comparison between simulation (dashed) and
measurement (solid) in linear region (zoom-in of prior figure) at room
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Figure 2.17 Reverse I-V characteristics comparison between simulation (dashed) and
measurement (solid) at room temperature 25oC
The measured (solid lines) and simulated (dash lines) I-V characteristics in
forward conduction mode at 125oC are shown in Fig 2.18. Fig 2.19 shows the measured
(solid lines) and simulated (dash lines) I-V characteristics in reverse conduction mode.
Excellent agreement is observed between simulation and measurement in I-V
characteristics at 125oC. The comparison of on-resistance at maximum gate voltage
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(Vgs=5V) between simulations and experiments is shown in Fig 2.20. The simulated onresistance is in agreement with the measured result over the temperature ranging from
25oC to 125oC.
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Figure 2.18 Forward I-V characteristics comparison between simulation (dashed) and
measurement (solid) at 125oC
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Figure 2.19 Reverse I-V characteristics comparison between simulation (dashed) and
measurement (solid) at 125oC
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Figure 2.20 On-resistance comparison between simulation (dashed) and measurement
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Fig 2.21 shows the plot of measured and simulated capacitances of GaN HEMT,
showing a discrepancy in the Coss voltage dependence at low drain voltages. This is
probably due to two-dimensional effects at low voltage bias.
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Figure 2.21 Comparison of C-V characteristics between simulation (dashed) and
measurement (solid)

2.3.2 VALIDATION OF SWITCHING CHARACTERISTICS
A PCB double pulse tester circuit has been built to verify the accuracy of the
proposed GaN HEMT device model under switching conditions. Fig 2.22 and Fig 2.23
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show the double pulse test circuit schematic and PCB prototype. The double pulse test
circuit has a phase leg structure with a GaN HEMT EPC 2001 pair. The PCB layout is
carefully designed to minimize parasitic elements. The current waveforms are measured
by a coaxial shunt resistor (0.1Ω) with high bandwidth and low parasitics from T&M
Research Products, Inc. The gate driver is driver IC LM5113 from Texas Instruments,
which is designed to drive both high side and low side enhancement mode GaN HEMTs
in a half bridge configuration. The gate driver LM5113 has separate turn-on and turn-off
driving pins, so that different gate resistances can be used for turn-on and for turn-off.
Switching characterization is done under resistive load conditions and inductive load
conditions at room temperature.
The 3-D inductance extraction software program FastHenry is used to estimate
parasitic inductances in the DPT circuit PCB layout [39]. The circuit components in the
double pulse tester, including load inductor, load resistor and current shunt are modeled
on the basis of frequency domain measurements performed using the Agilent 4395A
network analyzer. These parasitic are included in circuit simulations, in order to predict
voltage and current transient slopes, ringing and spikes [40].
1) Resistive switching validation
For the resistive switching experiments the resistive load is 12 Ω. Switching
speeds and energy losses are dependent on gate resistance values. Different gate driver
turn-on and turn-off resistance values are tested. The top GaN HEMT device is off in this
testing. The comparison between simulation and experiment is performed at room
temperature. Comparisons between experimental and simulated waveforms are shown in
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Fig 2.24 for turn-on transient and in Fig 2.25 for turn-off transient. The gate driver turnon resistance is 7.5 Ω, and turn-off resistance is 3 Ω. As seen from the figures, the
simulation results are in good agreement with the experimental results.

Figure 2.22 Double pulse test schematic

Figure 2.23 Picture of double pulse tester PCB board
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Figure 2.24 Simulated (dashed) and experimental (solid) turn-on voltage waveforms of
resistive switching
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Figure 2.25 Simulated (dashed) and experimental (solid) turn-off voltage waveforms of
resistive switching
Table 2.3 shows EPC 2001 turn-on and turn-off resistive switching performance
with different gate resistance values. The fastest switching speeds obtained for the double
pulse tester are dV/dt(on)=16.2 V/ns, and dV/dt(off)=26.6 V/ns. Fig 2.26 shows the turn-on
speed dependence on turn-on resistance, while Fig 2.27 shows the turn-off speed
dependence on turn-off resistance. As the gate resistance increases, switching speed
reduces as expected. As turn-on gate resistance varies from 7.5 Ω to 15 Ω, the
corresponding turn-on dV/dt drops from 9.34 V/ns to 5.42 V/ns. As turn-off gate
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resistance increases from 3 Ω to 10 Ω, the corresponding turn-off dV/dt is reduced from
5.17 V/ns to 2.84 V/ns.
Table 2.3 Resistive switching results
Turn off Turn Drain- Turn
Turn on
gate
on
source off
gate
resistance resistance dv/dt voltage dv/dt
Roff (Ω) (V/ns) falling (V/ns)
Ron (Ω)
time
(ns)
15
10
5.42
8.9
2.84
15
7.5
5.42
8.7
3.29
15
3
5.51
8.7
4.98
10
3
7.42
6.5
5.00
7.5
3
9.34
5.2
5.17
0
0
16.2
3.0
26.6
Turn on dv/dt(V/ns)

Drainsource
voltage
rising
time
(ns)
16.9
14.6
9.6
9.6
9.3
1.78

Drain source voltage falling time (ns)
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Figure 2.26 Turn-on dV/dt and drain source voltage falling time dependence on turn-on
gate resistance
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Figure 2.27 Turn-off dV/dt and drain source voltage rising time dependence on turn-off
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2) Inductive switching validation
For the inductive switching test a 250µH ferrite EE core inductor is used as an
inductive load in the phase-leg tester topology. The inductor is modeled by adding to the
main inductance an equivalent series resistance, an equivalent parallel capacitance, as
well as an equivalent parallel resistance. By curve fitting the measured inductor
impedance measured with the network analyzer, these parameters of the load inductor
can be extracted. Fig 2.28 and Fig 2.29 show the inductive switching transient for the
turn-on and turn-off of the low-side device under 48V dc voltage and 10A load current,
with turn-on resistance 15 Ω and turn-off resistance 7.5 Ω. A good matching between
simulation and measurement voltage waveforms is observed.
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Figure 2.28 Simulated (dashed) and experimental (solid) turn-on voltage waveforms of
inductive switching
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Figure 2.29 Simulated (dashed) and experimental (solid) turn-off voltage waveforms of
inductive switching
Fig 2.30 and Fig 2.31 show the drain current waveforms during turn-on and turnoff transient under 10A inductive switching condition. Both turn-on and turn-off drain
current transient comparisons show a good agreement.
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Figure 2.30 Simulated (dashed) and experimental (solid) turn-on current waveforms of
inductive switching
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Figure 2.31 Simulated (dashed) and experimental (solid) turn-off current waveforms of
inductive switching
3) Validation of 3rd quadrant operation
Considering the double pulse test circuit under inductive load shown in Fig 2.32a,
the top side GaN HEMT Q1 operates as a free-wheeling diode. One main difference
between a GaN HEMT and a silicon MOSFET is that the GaN HEMT does not have a
built-in body diode. When the GaN HEMT is used as a freewheeling diode, it actually
operates in the third quadrant. With zero gate-source voltage bias, the GaN HEMT has a
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voltage drop of almost 1.7V for 10A current as shown in Fig 2.3. Therefore, it is
desirable to reduce this conduction loss by turning on the top HEMT similarly to
synchronous rectifier operation for a MOSFET circuit [41]. A short 100ns dead time
between the two gate drive signals is introduced to avoid cross-conduction, as shown in
Fig 2.32b.
Fig 2.33 shows the drain-source voltage of the Q2 switch at turn-on. From the
figure it can be seen that the drain-source voltage increases by about 1.7V during the
100ns dead time. This is due to the increased voltage drop across switch Q1 during the
dead time. Fig 2.34 shows a zoom-in of the voltage during the dead time interval. Note
that the simulation captures this effect and shows excellent agreement with the
experiment.

(a)
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(b)
Figure 2.32 (a) Double pulse test schematic (b) Gate drive signals showing the dead time
introduced to prevent cross-conduction
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Figure 2.33 Comparison of simulated (dashed) and experimental (solid) drain-source
voltage waveforms of Q2 at turn-on transition
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Figure 2.34 Comparison of simulated (dashed) and experimental (solid) drain-source
voltage waveforms of Q2 at turn-on transition (zoom-in of prior figure)

2.4 SUMMARY
In this chapter, a simple and accurate circuit-simulator compact model for a
normally-off GaN HEMT device is developed. The model parameters can be easily
extracted from static I-V characteristics and C-V characteristics. This model captures
reverse channel conduction, which is a very important feature for circuit designers. To
the authors’ knowledge this is the first GaN HEMT model that describes the complete
static I-V characteristics for power electronics applications. A parameter extraction
method is provided to allow easy extraction of model parameters using static I-V
characteristics and C-V characteristics. The device model is validated under static
conditions over a wide temperature range of 25oC to 125oC. A double pulse test-bench is
built to test the switching behavior of GaN HEMT. In order to simulate the parasitic
ringing during very fast switching transient, gate-to-source driving loop and drain-tosource main switching loop parasitic elements of the PCB layout are extracted using a 347

D impedance extraction program. The extracted parameters are used with the GaN
HEMT device models for resistive and inductive hard switching simulations in Pspice.
The simulation results are compared with experimental results. The comparison shows
good matching between simulated and experimental results under both resistive and
inductive switching. The dynamic performance of the GaN HEMT in its reverse
conduction region is also verified.
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CHAPTER 3
CHARACTERIZATION AND MODELING OF SIC MOSFET BODY
DIODE
SiC power MOSFET is a very good candidate for high-switching-frequency and
low-loss power conversion applications [42][43][44][45]. The lower on-resistance makes
SiC power MOSFETs an ideal choice in high power applications, offering similar
conduction loss as Si IGBTs while operating at a much higher switching frequency. The
switching loss of a SiC power MOSFET is much lower than that of a Si IGBT or Si GTO
for the same voltage and current ratings, due to its lower device capacitance. In inductive
hard switching, SiC MOSFET body diode might be used if no external anti-parallel diode
is connected. For example, in a synchronous buck converter the inductor current flows
through the lower MOSFET’s body diode during the dead time periods [46]. In order to
utilize the body diode of SiC MOSFET, a complete characterization (static and dynamic)
of SiC MOSFET body diode is required. In addition, a circuit-oriented device model is
needed to evaluate the performance of SiC MOSFET body diode in power converter
design.
The body diode in a SiC power MOSFET is a p-i-n diode, as shown in Fig.3.1.
The low-doped drift region is sandwiched between drain and source, creating a vertical
body diode [47]. This p-i-n diode can be utilized to conduct current through the SiC
power MOSFET in third quadrant operation. It is desirable to utilize MOSFET body
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diodes to avoid additional cost of external anti-parallel diodes. However, a significant
issue of body diode utilization is its reverse recovery. The reverse recovery is due to a
large amount of injected carriers stored in the drift region during conduction. During the
switch turn-off transition, some carriers are swept away from the drift region, resulting in
reverse recovery current [48][49][50]. The reverse recovery current leads to additional
switching loss in the complementary power switch.

Figure 3.1 Cross-sectional structure schematic of power SiC DMOSFET

In this chapter, a complete performance characterization of SiC MOSFET body
diode is carried out. The study is made for a 1200V/36A SiC MOSFET from Cree Inc.
Static characterization is done using a curve tracer. For dynamic switching
characterization, a double pulse tester (DPT) printed circuit board (PCB) with an
inductive load is built. The reverse recovery of SiC MOSFET body diode is shown at
different junction temperatures, current commutation slopes, and forward conduction
currents. In addition, a Fourier-based-solution physics-based model for SiC MOSFET
body diode is proposed. The parameter extraction procedure for SiC MOSFET body
diode model is presented. Finally, the model is validated by comparing simulated results
with experimental results under inductive switching condition.
50

3.1 STATIC CHARACTERISTICS
In this section, static characterization of SiC MOSFET body diode is described.
Static characteristics (I-V) are measured with Tektronix 371A curve tracer. The device
under test (DUT) is a SiC MOSFET C2M0080120D from CREE Inc. rated at
1200V/36A.
The static characterization of SiC MOSFET body diode is carried out at different
gate-source voltages. Fig 3.2 shows the measured static characteristics (I-V) of SiC
MOSFET body diode at room temperature, when gate-source voltage Vgs=0,5,10,15,20V.

Figure 3.2 Static characteristics of SiC MOSFET body diode with positive gate-source
voltages

As shown in Fig 3.2, when the gate-source voltage increases, more current flows
through the MOSFET channel. As a result, the voltage between source and drain is
reduced. When gate-source voltage reaches a value Vgs=20V, MOSFET channel is fully
turned on, and MOSFET conducts in the third quadrant in a manner similar to forward
conduction in the first quadrant.
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Fig 3.3 shows the measured static characteristics (I-V) of SiC MOSFET body
diode at room temperature, when gate-source voltage Vgs=0, -1, -2, -3, -4, -5V. As seen in
Fig 3.3, as the gate-source voltage decreases, the voltage drop between source and drain
increases.

Figure 3.3 Static characteristics of SiC MOSFET body diode with negative gate-source
voltages

Fig 3.4 shows the measured static characteristics (I-V) of SiC MOSFET body
diode at junction temperatures 25oC and 125oC, when gate-source voltage Vgs=0, 5, 10,
15, 20V. Fig 3.5 shows the measured static characteristics (I-V) of SiC MOSFET body
diode at junction temperatures 25oC and 125oC, when gate-source voltage Vgs=0, -2, -5V.
From Fig 3.4 and Fig 3.5, it can be seen that the MOSFET on-state resistance
increases with junction temperature, due to lower carrier mobility at higher junction
temperatures. In contrast, MOSFET body diode built-in voltage potential decreases with
the increase of junction temperature, due to higher intrinsic carrier concentration at
higher junction temperatures. The body diode series resistance also decreases with
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junction temperature, because of higher minority carrier lifetime in drift layer at higher
junction temperatures.

Figure 3.4 Static characteristics of SiC MOSFET body diode with positive gate-source
voltages at 25oC and 125oC

Figure 3.5 Static characteristics of SiC MOSFET body diode with negative gate-source
voltages at 25oC and 125oC
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Fig 3.6 shows the on-state resistance curve as a function of temperature, when
Vgs=20V, and Ids=18A. The on-state resistance is 79.6 mΩ at 25

o

C operating

temperature, and the on-state resistance is 134.8 mΩ at 150 oC operating temperature.
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Figure 3.6 On-state resistance of SiC MOSFET as a function of temperature

Fig 3.7 shows body diode built-in potential curve as a function of temperature,
when gate-source voltage Vgs=-5V. The body diode series resistance as a function of
temperature is shown in Fig 3.8, when gate-source voltage Vgs=-5V.
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Figure 3.7 Body diode built-in potential of SiC MOSFET body diode as a function of
temperature
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Figure 3.8 Body diode series resistance of SiC MOSFET body diode as a function of
temperature

3.2 DOUBLE PULSE TESTER
In order to study switching behavior of SiC MOSFET body diode, a printed
circuit board (PCB) test-bench was built to conduct the inductive switching experiments
on SiC power devices. The parasitic inductances from the PCB layout were minimized,
when the PCB was designed. Fig.3.9 shows the schematic of double pulse tester for SiC
MOSFET body diode switching characterization. Fig 3.10 shows the experimental setup
of inductive switching.
The test-bench includes a test socket for high-side SiC MOSFET, a test socket for
low-side SiC MOSFET, gate drive circuit, input capacitor bank, a load inductor, probetip-adapters, and a Pearson coil for drain current measurement. The MOSFET under test
is a SiC MOSFET C2M0080120D from CREE Inc. rated at 1200V/36A. A gate driver IC
IXDD609SI based on the totem-pole structure from IXYS Corporation is used as the SiC
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MOSFET gate driver with 9A maximum source/sink drive current. A Pearson coil (model
2878) is used to measure the MOSFET body diode current. A 250 μH ferrite-core
inductor is used as the load inductor for inductive switching experiments.

Figure 3.9 Schematic of double pulse tester

Figure 3.10 Picture of double pulse tester
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3.3 SWITCHING CHARACTERISTICS
MOSFET body diode is based on the p-i-n diode structure, and a lightly ndoped layer is inserted between the n+ drain and the p body. During the turn-off
transition of MOSFET body diode, the reverse recovery can be observed, because the
minority carriers in the drift layer must be removed or recombined before the body diode
can block a reverse voltage. Reverse recovery is the foremost characteristic of MOSFET
body diode. In this section, the reverse current waveforms of SiC MOSFET body diode
with varied gate resistances, forward conduction currents and temperatures are measured
to evaluate the switching performance of SiC MOSFET body diode.

3.3.1 VARIED GATE RESISTANCES (CURRENT COMMUTATING SLOPES)
Fig 3.11 shows the experimental current waveforms with varied low-side
MOSFET gate resistances at room temperature. The reverse recovery charge decreases
with the increase of gate resistance, because more minority carriers recombine in longer
reverse recovery time.

Figure 3.11 Body diode current waveforms at different low-side SiC MOSFET gate
resistances (block voltage: 500V, forward conduction current: 30A)
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Fig 3.12 gives the reverse peak currents and reverse recovery charges with varied
low-side MOSFET gate resistances at room temperature. Both reverse peak current and
reverse recovery charge decrease, as low-side SiC MOSFET gate resistance increases.
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Figure 3.12 Body diode reverse peak currents and reverse recovery charges at different
low-side MOSFET gate resistances (block voltage: 500V, forward conduction current:
30A)

Fig 3.13 shows the reverse recovery times and current commutating slopes (di/dt)
with varied low-side MOSFET gate resistances at room temperature. As the low-side gate
resistance increases, the current commutating slope (di/dt) decreases. By contrast, the
reverse recovery time increases with the low-side MOSFET gate resistance.
Fig 3.14 shows switching losses from reverse recovery in body diode and
switching losses from reverse current in the complementary switch with varied low-side
MOSFET gate resistances at room temperature. As the low-side gate resistance increases,
switching loss from reverse recovery in body diode and switching loss from reverse
current in complementary switch reduce.
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Figure 3.13 Body diode reverse recovery times and di/dt at different low-side MOSFET
gate resistances (block voltage: 500V, forward conduction current: 30A)
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Figure 3.14 Body diode reverse recovery switching losses and switching losses from
reverse current in complementary switch at different low-side MOSFET gate
resistances (block voltage: 500V, forward conduction current: 30A)
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3.3.2 VARIED FORWARD CONDUCTION CURRENTS
The body diode current waveforms in Fig 3.15 are measured with different
forward conduction currents at gate resistance 20 Ω and room temperature. The reverse
peak current and reverse charge increase with the forward conduction current. A higher
forward conduction current requires more free charge in the drift region, which results in
a larger reverse recovery.
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Figure 3.15 Body diode current waveforms at different forward conduction currents
(block voltage: 500V, gate resistance: 20Ω)

Fig 3.16 shows the reverse peak current and reverse recovery charge with varied
forward conduction currents at room temperature. Both reverse peak current and reverse
recovery charge increase, as forward conduction current increases. However, the
influence of forward current on reverse peak current is weak. The forward conduction
current increases from 5A to 30A, but the reverse peak current only changes from 8A to
9.6A.

60

180
160

10

140

8

120
100

6

80

4

60

2

Reverse peak current

40

Reverse charge

20

0

Reverse charge (nC)

Reverse peak current (A)

12

0
0

5

10

15

20

25

30

35

Forward conduction current (A)

Figure 3.16 Body diode reverse peak currents and reverse charges at different forward
conduction currents (block voltage: 500V, gate resistance: 20Ω)

Fig 3.17 shows the reverse recovery time as a function of forward conduction
current at room temperature. As forward conduction current increases, the reverse
recovery time of body diode increases.
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Figure 3.17 Body diode reverse recovery times at different forward conduction currents
(block voltage: 500V, gate resistance: 20Ω)

Fig 3.18 shows switching loss from reverse recovery in body diode and switching
loss from reverse recovery current in the complementary switch with varied forward
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conduction currents at room temperature. As forward conduction current increases, both
switching loss from reverse recovery in body diode and switching loss from reverse
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Figure 3.18 Body diode reverse recovery switching losses and switching losses from
reverse current in complementary switch at different forward conduction
currents (block voltage: 500V, gate resistance: 20Ω)

3.3.3 VARIED JUNCTION TEMPERATURES
The DUT is heated by attaching it to a heat spreader, whose temperature is
controlled by a thermal controller Eurotherm 94 [51]. At each temperature operating
point, the device is heated for a long enough time to ensure that MOSFET’s junction
temperature is equal to the case temperature. Fig 3.19 shows the experimental waveforms
at varied junction temperatures. Both the reverse peak current and reverse recovery
charge increase with junction temperature. Fig 3.20 shows the reverse peak current and
reverse recovery charge as a function of junction temperature. Fig 3.21 shows the reverse
recovery time as a function of junction temperature. Fig 3.22 gives switching loss from
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reverse recovery in body diode and switching loss from reverse recovery current in the
complementary switch with varied junction temperatures. As junction temperature
increases, both diode switching loss from reverse recovery and switching loss from
reverse current in complementary switch increase.

Figure 3.19 Body diode current waveforms at different temperatures (block voltage:
500V, gate resistance: 20Ω, forward conduction current: 30A)
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Figure 3.20 Body diode reverse peak current and reverse charge at different temperatures
(block voltage: 500V, gate resistance: 20Ω, forward conduction current: 30A)
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Figure 3.21 Body diode reverse recovery times at different temperatures (block voltage:
500V, gate resistance: 20Ω, forward conduction current: 30A)
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Figure 3.22 Body diode reverse recovery switching losses and switching losses from
reverse current in complementary switch at different temperatures (block voltage: 500V,
gate resistance: 20Ω, forward conduction current: 30A)
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3.4 BODY DIODE MODEL DEVELOPMENT
The body diode model uses a Fourier series solution of the ambipolar diffusion
equation (ADE) in the drift layer to find the carrier distribution in that region
[52][53][54][55][56]. This carrier distribution is used to find the conductive voltage drop
in the drift region, accounting for conductivity modulation.

3.4.1 SOLUTIONS TO ADE
Fig 3.23 shows the general arrangement of the carrier distribution in n- drift
region, including an un-depleted carrier storage layer and two depletion layers [57]. The
carrier storage layer is sandwiched between two depletion layers. When the body diode is
on, the two depletion layers shrink, and the carrier storage layer occupies the whole drift
region. When the body diode is off, the two depletion layers expand from the two ends of
the drift region, and free carriers are swept from the carrier storage region. The depletion
layers start to support a voltage and the body diode becomes reverse-biased.

Figure 3.23 Carrier storage layer and depletions layers in n-drift region

Under high level injection, the ambipolar carrier diffusion equation (ADE)
describes the carrier dynamics as follows:
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D

∂ 2 p( x, t )
∂x 2

=

p( x, t )

τ

+

∂p ( x , t )
∂t

Equation 3-1

where D is the ambipolar diffusion coefficient, τ is high-level carrier lifetime in the drift
region, and p(x,t) is the carrier concentration as a function of space x and time t. The
ambipolar diffusion equation is a 2nd order partial differential equation, which describes
the minority carrier distribution profile in the drift region of bipolar devices, as a function
of time and space.
A Fourier-series based solution to ADE is proposed, which converts the 2nd order
partial differential equation into an infinite set of 1st order ordinary differential equations
with coefficients p0…pk. The Fourier-series based solution is given by:
∞
 k π ( x − x1 ) 
p ( x , t ) = p0 ( t ) + ∑ pk ( t ) cos 

k =1
 ( x2 − x 1 ) 

Equation 3-2

where x1 and x2 are the boundaries of carrier storage region.
The Fourier series coefficients pk are given as follows:
p0 ( t ) =

pk ( t ) =

1
x2 − x1

2
x2 − x1

x2

∫ p( x, t )dx

Equation 3-3

x1

 kπ ( x − x1 ) 
 dx
( x2 − x 1 ) 

x2

∫ p( x, t ) cos 
x1

Equation 3-4

By substituting equations (3-3) and (3-4) into equation (3-1), the Fourier-series
coefficients pk are determined as the solution of an infinite set of 1st order linear
differential equations. The boundary conditions at the boundaries of carrier stored region
(x1 and x2) are required, which give the gradients of the carrier densities. The boundary
conditions are given by:
∂p
1  In I p 
|x1 =
−

 |x
∂x
2qA  Dn Dp  1
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Equation 3-5

∂p
1  In I p 
|x2 =
−

 |x
∂x
2qA  Dn Dp  2

Equation 3-6

where Dn and Dp are electron and hole diffusion coefficients, In and Ip are electron and
hole currents, and A is the device chip active area.
The infinite set of 1st order linear differential equations is given by:
k=0:
∞
dp (t ) p (t )
D
∂p ( x , t )
∂p ( x , t )
1
dx 
 dx1
[
| x2 −
|x1 ] = 0 + 0 +
− ( −1) n 2  pn ( t )
∑

x2 − x1
∂x
∂x
dt
τ
x2 − x1 n =1  dt
dt 

Equation 3-7

k>0:
2 D ∂p ( x, t )
∂p ( x , t )
dp (t ) 1
Dk 2π 2
[
|x2 ( −1)k −
|x1 ] = k + [ +
] p (t )
x2 − x1
∂x
∂x
dt
τ ( x2 − x1 )2 k


2  ∞  dx1
n2
pk dx1 dx2 
n + k dx2 
+
−
(
−
1)
p
(
t
)
+
(
−
)
∑
n
x2 − x1  n =1  dt
dt 
n 2 − k 2 4 dt
dt 
 n ≠k


Equation 3-8

The even harmonics and odd harmonics of the Fourier terms for the stored carrier
charge can be represented using the electrical equivalent circuit shown in Fig 3.24.
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 ∂x
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Figure 3.24 Equivalent circuit used to calculate the carrier density representing the
coefficients of the Fourier series solution to ADE
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At the boundaries x1 and x2, the carrier densities px1 and px2 are calculated using
equation (3-9) and (3-10), respectively.
n

px1 = ∑ ( −1)k pk

Equation 3-9

k =1

n

p x 2 = ∑ pk

Equation 3-10

k =1

3.4.2 DIODE VOLTAGE DROP
The voltage drop across the body diode Vak is comprised of several components,
including the voltages Vj1 and Vj2 across junctions J1 and J2, the voltages Vd1 and Vd2
across two depletion layers, and the voltage Vn- across the n- drift region.
Vak = V j1 + Vd 1 + Vn − + Vd 2 + V j 2

Equation 3-11

Figure 3.25 Schematic structure and carrier densities of drift region of a SiC MOSFET
body diode during on-state

The voltage Vn- across the undepleted low-doped drift region is calculated based
on the current through this region. The current transport equations for electrons and holes
are given by [58]:
J n = qµn nE + qDn
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∂n
∂x

Equation 3-12

J p = qµ p pE − qD p

∂p
∂x

Equation 3-13

Due to high level injection, charge neutrality requires that the carrier densities for
electrons and holes be equal in the carrier storage region:
n = p + NN −

Equation 3-14

where NN- is the doping concentration of the drift region.
The total current density J is given by:
J = J p + J n = qE [ p( µn + µ p ) + µn N N − ] + qVT ( µn − µ p )

∂p
∂x

Equation 3-15

∂p
∂x

Equation 3-16

where VT is equal to kT/q.
The electric field E, is given by:
E=

J
q[ p ( µn + µ p ) + µn N N − ]

−

VT ( µn − µ p )
p ( µn + µ p ) + µn N N −

The drift region voltage Vn- is calculated by integrating the electrical field through
the undepleted region with two boundaries x1 and x2.
x2

VN − = ∫

x1

J
q[ p( µn + µ p ) + µn N N − ]

dx −

VT ( µn − µ p )

px 2

∫

px1

p( µn + µ p ) + µn N N −

∂p

Equation 3-17

In order to simplify the calculation of the drift region voltage Vn-, the discretized
carrier distribution shown in Fig 3.26 is used, and the carrier storage region is divided
into several segments of equal width. In the carrier profile, a straight line is used to
connect two adjacent points. The tradeoff between accuracy and simulation speed is
made by selecting the number of segments.
Assuming that the number of segments is M, the width of segment is given by:
∆x =

x2 − x1
M
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Equation 3-18

Figure 3.26 Discretized carrier profile for simulation of Vn-

The carrier density distribution between two adjacent points is approximated to be
a straight line.
PT = PT 1 + ( PT 2 − PT 1 )

x
∆x

Equation 3-19

The voltage drop for each segment in carrier storage region is calculated by:
Vseg =

J
q( µn + µ p )

∆x

dx

∫P
0

T

=

J
∆x
P
ln( T 2 )
q( µn + µ p ) PT 2 − PT 1
PT 1

Equation 3-20

The drift region voltage Vn- in carrier storage region is calculated by:
Vn − =

P
µ − µp
Id
P
x2 − x1 M
1
[
ln( T ( k ) )] − VT ( n
) ln( x 2 )
∑
µn + µ p
qA( µn + µ p ) M k =0 PT ( k ) − PT ( k −1)
PT ( k −1)
Px1

Equation 3-21

where Id is the body diode conduction current, A is the active area, and M is the number
of segments in carrier storage region.
The junction voltage of J1 is given by:
V j1 = VT ln(

Px1 N N −
)
ni2

Equation 3-22

where ni is the intrinsic carrier concentration in SiC, and Px1 is the carrier density at the
boundary x1.
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The junction voltage of J2 is given by:
V j 2 = VT ln(

Px 2
)
NN−

Equation 3-23

where Px2 is the carrier density at the boundary x2.
The depletion layer voltages Vd1 and Vd2 are derived using feedback from the
carrier densities Px1 and Px2 at boundaries [59]:
0
Vd 1 = {
− KF Px1

if

Px1 > 0
otherwise

Equation 3-24

0
Vd 2 = {
− KF Px 2

if

Px 2 > 0
otherwise

Equation 3-25

where KF is the feedback constant.

Figure 3.27 Feedback scheme for the calculation of x1 and x2
The widths of depletion layers, Wd1 and Wd2, are given by:
Wd 1 =

2ε SiCVd 1
qN N − + I d / ( Av sat )

Equation 3-26

Wd 2 =

2ε SiCVd 2
qN N − + I d / ( Av sat )

Equation 3-27
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where NN- is the doping concentration in the drift region, Id is the total diode current, and
Vsat is the saturation drift velocity.
The boundaries x1 and x2 are calculated by:
x1 = Wd 1

Equation 3-28

x2 = WN − − Wd 2

Equation 3-29

where WN- is the total length of low-doped n- drift region.

3.4.3 CURRENT COMPONENTS
The injection of minority carriers into the end regions should be taken into
account. Fig 3.28 shows the p region with current components Ip1, In1, and Idisp1. The p
region is high-doped, and minority electrons are injected into p region due to high level
injection during the on-state. The minority electrons recombine with holes in p region.
This carrier recombination results in electron current In1.

Figure 3.28 Carrier distribution and currents in p end region of the body diode during the
on-state

The electron current In1 in the p end region is given by:
In1 = qAhp Px21
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Equation 3-30

where hp is the recombination parameter, and Px1 is the carrier density at the boundary x1.
Note that under high level injection the hole and electron densities in the drift region are
locally approximately equal, due to quasi-neutrality.
The displacement current Idisp1 in the p end region is calculated by:
I disp1 = ε A

1 dVd 1
Wd 1 dt

Equation 3-31

According to current continuity at junction J1, the total diode current is given by:
I d = I n1 + I p1 + I disp1

Equation 3-32

Fig 3.29 shows the n+ region with current components Ip2, In2, and Idisp2. The n+
region is high-doped, and minority holes are injected into n+ region due to high level
injection during the on-state. Minority holes are recombined with electrons in the n+
region. This carrier recombination results in hole current Ip2.

Figure 3.29 Carrier distribution and currents in n+ end region of the body diode during
the on-state

The hole current Ip2 in the n+ end region is given by:
I p2 = qAhn Px22

Equation 3-33

where hn is the recombination parameter, and Px2 is the carrier density at the boundary x2.
The displacement current Idisp2 in the n+ end region is calculated by:
I disp 2 = ε A

1 dVd 2
Wd 2 dt
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Equation 3-34

According to current continuity at junction J2, the total diode current is given by:
I d = I n 2 + I p 2 + I disp 2

Equation 3-35

3.5 PARAMETER EXTRACTION
The body diode model parameters are listed in Table 3.1. Only six parameters are
needed for this body diode model, and they can be estimated from manufacturer’s
datasheets or from diode’s turn-off waveforms.
Table 3.1 Body diode model parameter list
Symbol

Description

A (cm2)

Chip active area

τ (μs)

High-level minority carrier lifetime

WN- (μm)

Drift region width

NN- (cm-3)

Doping concentration in drift region

hp (cm4/s)

Recombination parameter in p region

hn (cm4/s)

Recombination parameter in n+ region

The parameter extraction procedure includes an initial parameter estimation from
the manufacturer’s datasheet, and a parameter refinement based on the measured
switching waveforms [60].

3.5.1 INITIAL PARAMETER ESTIMATION
1) Chip active area A: The chip active area can be obtained from datasheet or be roughly
estimated from the maximum current density J (about 300A/cm2) and current rating
Id.
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The chip active area A is calculated by:
A=

Id
J

Equation 3-36

2) The high-level minority carrier lifetime τ can be initially estimated using the
equation:
τ=

Q rr
IF

Equation 3-37

where Qrr is the reverse recovery charge in device datasheet, and IF is the forward
conduction current in the datasheet.
3) The ionization coefficients for electrons and holes, which are electric field dependent,
are given by:
α n , p = a exp( −b / E )

Equation 3-38

where a and b are the constants, and E is the electric field.
Assuming avalanche breakdown in an abrupt junction, the equation for the
breakdown voltage VBD as a function of the constants a and b, and n- drift region width
WN-, can be given by:
VBD =

bWN −
ln( aWN − )

Equation 3-39

The drift region width WN- can be derived from equation (3-39), using a=3.25╳
106 cm-1, and b=1.75╳107 V/cm. The breakdown voltage VBD is the voltage rating in the
manufacturer’s datasheet plus some safety margin.
4) From the empirical effective impurity doping concentration in n- drift region, the
doping concentration NN- is assumed to be 6╳1015 cm-3.
5) The recombination parameters hn and hp control the carrier charge in the carrier
storage region, and the amount of carrier charge in the drift region is smaller with
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higher recombination parameters. An initial estimate of 10-14cm4/s is made for both
recombination parameter hn and hp.

3.5.2 REFINEMENT OF PARAMETER VALUES
The switching loop parasitic inductance Ls is estimated from the di/dt
measurement.
Ls =

Vdc
di / dt

Equation 3-40

With the values of Qrr and IF obtained from switching tests, the high-level
minority carrier lifetime τ is refined. The high-level minority carrier lifetime τ is the
critical parameter affecting the reverse recovery current waveforms. A better match can
be achieved by refinement of high-level minority carrier lifetime τ. After this, the lowdoped drift region width WN- and doping concentration NN- can be altered to improve the
matching of diode voltage waveforms.

Figure 3.30 The procedure of parameter extraction
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3.5.3 TEMPERATURE DEPENDENCE
Some parameters in the body diode model are temperature-dependent. These
temperature-dependent parameters include: high level minority carrier lifetime τ, electron
mobility μn, hole mobility μp, and intrinsic carrier concentration ni.
The temperature dependent equation for high level minority carrier lifetime τ is
given by:
τ = τ0(

T 1.5
)
300

Equation 3-41

where τ0 is high level minority carrier lifetime at room temperature (300 K).
The electron mobility μn with temperature dependence is given by:
µn = µn 0 (

300 2.7
)
T

Equation 3-42

where μn0 is electron mobility at room temperature (300 K).
The hole mobility μp with temperature dependence is given by:
µ p = µ p0 (

300 2.7
)
T

Equation 3-43

where μp0 is hole mobility at room temperature (300 K).
The intrinsic concentration ni with temperature dependence is given by:
ni = 1.70 ×1016 T 1.5 / exp(

20800
)
T

Equation 3-44

The junction temperature during operation is determined using thermal RC
equivalent circuit as shown in Fig 3.31. The junction temperature calculated from the
thermal equivalent circuit is used to update temperature-dependent parameters in the
model. The new values of temperature-dependent parameters are used to calculated body
diode current and voltage.
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Figure 3.31 Equivalent circuit used for thermal modeling

3.6 MODEL VALIDATION
In this section, the extracted gate-to-source switching loop and drain-to-source
switching loop parasitic inductance of the PCB layout are used in Pspice simulation
together with SiC MOSFET model and SiC MOSFET body diode model to validate the
device model for SiC MOSFET body diode. The SiC MOSFET model used in simulation
is from the manufacturer CREE Inc., and the parasitic inductances of the PCB layout are
extracted using FastHenry, which is a finite difference software tool for PCB parasitic
element extraction. Fig 3.32 shows the simulation circuit, including the extracted
parasitic elements (red).
Table 3.2 lists the parameter values for SiC MOSFET (C2M0080120D) body
diode model, which are extracted using the parameter extraction method in Section 3.5.
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Figure 3.32 Equivalent circuit used for inductive switching
Table 3.2 Extracted model parameter values for SiC MOSFET body diode
Symbol

Description

Value

A (cm2)

Chip active area

0.09

τ (μs)

High-level minority carrier lifetime

0.021

WN- (μm)

Drift region width

100

NN- (cm-3)

Doping concentration in drift region

6╳105

hp (cm4/s)

Recombination parameter in P region

1╳10-16

hn (cm4/s)

Recombination parameter in n+ region

1╳10-16

Fig 3.33 shows the comparison of body diode turn-off voltage and current
waveforms between experiment (solid line) and simulation (dashed line) at room
temperature 25oC. The DC supply voltage is 500V, and forward conduction current of
79

body diode is 30A. The results illustrate a very good matching between simulation and
experiment. In the experimental diode voltage waveform, the diode voltage starts
increasing and reaches a small value (about 40V) before the diode current reaches the
reverse peak current. This voltage drop is caused by parasitic inductances from PCB
layout and device packages. The diode begins to block reverse voltage when diode
current reaches the reverse peak current.
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Figure 3.33 The comparison of diode turn-off voltage and current waveforms between
experiment (solid) and simulation (dashed) at 25oC

Fig 3.34 illustrates the comparison of body diode turn-off voltage and current
waveforms between experiment (solid line) and simulation (dashed line) at 150oC. The
DC supply voltage is 500V, and forward conduction current of body diode is 30A. A
good matching between experiment and simulation proves the accuracy of the model over
a wide temperature range.
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Figure 3.34 The comparison of diode turn-off voltage and current waveforms between
experiment (solid) and simulation (dashed) at 150oC

3.7 SUMMARY
In this chapter, the static and dynamic characterizations of SiC MOSFET body
diode are presented. To my knowledge, this is the first complete characterization of SiC
MOSFET body diode in the literature. The static characterization of SiC MOSFET body
diode is carried out using a curve tracer. The I-V curves of SiC MOSFET’s body diode at
varied junction temperatures are given. The dynamic characteristics of SiC MOSFET
body diode are tested based on a double pulse test bench. The switching behavior of SiC
MOSFET body diode at different current commutating slopes, forward conduction
currents and junction temperatures is demonstrated. The device model of body diode is
described in detail. The parameter extraction procedure for this model is introduced,
which only requires data from the manufacturer’s datasheets and one simple switching
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measurement. Finally, the comparison between simulation and experiment proves the
accuracy of the body diode model and the parameter extraction method.
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CHAPTER 4
ANALYTICAL LOSS MODEL FOR POWER CONVERTERS WITH SIC
MOSFET AND SIC SCHOTTKY DIODE PAIR
Power semiconductor devices realized using wide bandgap semiconductor
materials, such as Silicon Carbide (SiC) and Gallium Nitride (GaN), provide significant
performance improvement over traditional Silicon devices. On-state resistance of these
new devices is much lower than that of their silicon counterparts for the same die area.
Furthermore, wide bandgap devices have much lower device capacitances, which enable
them to switch faster. The overall size of a given power converter is expected to be
reduced by using these new power semiconductor devices.
Power losses in power semiconductor devices consist of conduction loss and
switching loss. The conduction loss can be accurately estimated from the device static IV characteristics. The switching loss is dependent not only on device parameters, but also
on circuit parameters, such as gate drive current, stray inductances and device parasitic
capacitances [61][62][63]. For switching loss estimation, the simplest analytical loss
model treats power switch turn-on and turn-off current and voltage waveforms as
piecewise linear. This model, referred to as the conventional loss model in this chapter, is
used as a benchmark to make comparisons with the proposed loss model. The
conventional loss model yields closed form equations that can be easily used to calculate
device switching loss. However, this model does not take into account parasitic elements
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from PCB layout and devices packages. Therefore, the loss prediction based on piecewise
linear loss model is not accurate and does not match experimental results very well,
especially for high frequency switching operation. In order to improve the accuracy of the
analytical loss model, parasitic inductances in circuit and device capacitances should be
considered. This is the motivation for the proposed model.
In this chapter, a simple and accurate analytical loss model for Silicon Carbide
(SiC) power devices is proposed. A novel feature of this loss model is that it considers the
package and PCB parasitic elements in the circuits, nonlinearity of device junction
capacitance and ringing loss. The proposed model identifies the switching waveform
subintervals, and develops the analytical equations in each switching subinterval to
calculate the switching loss. Inductive turn-on and turn-off are thoroughly analyzed. A
double pulse test-bench is built to characterize inductive switching behavior of the SiC
devices. The analytical results are compared with experimental results. The results show
that the proposed loss model can predict switching loss more accurately than the
conventional loss model.

4.1 PROPOSED ANALYTICAL LOSS MODEL
Power semiconductor device losses consist of two components: conduction loss
and switching loss. The conduction loss calculation in MOSFETs and diodes is usually
straightforward. Device conduction loss is calculated from the static I-V characteristic.
Therefore, the loss analysis in this chapter will focus on switching loss.
In the proposed analytical power loss model, the switching power losses of power
semiconductor devices are estimated from their switching waveforms. Fig 4.1 shows the
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equivalent circuit for inductive switching of SiC MOSFET and SiC Schottky diode used
to estimate the switching loss [64].

Figure 4.1 Test circuit schematic

In Fig 4.1, switch S is SiC MOSFET, D2 is SiC MOSFET internal body diode,
and D1 is SiC Schottky diode. The input is a constant DC voltage source Vdc, and output
is represented by a constant DC load current Io. The gate signal of Switch S is assumed to
commutate between Vdr_L and Vdr_H. Usually, a slightly negative voltage at turn-off (5V~-2V) is applied to the gate, while a positive voltage (15V~20V) is used at turn-on.
Given the modest transconductance of SiC MOSFETs, the positive voltage is usually at
least 18V to reduce conduction losses. In order to analyze the switching transitions with
accuracy, Fig 4.2 shows the equivalent circuit with device capacitances and parasitic
inductances. L1, L2, L3, Ld2, Ls2 and L4 are lumped parasitic inductances extracted from
device packages and PCB traces. Parasitic elements of the MOSFET that are considered
are gate-source capacitance Cgs, gate-drain capacitance Cgd and drain-source capacitance
Cds. Due to the nonlinearity of Cgd and Cds, these capacitances are represented as having a
step-wise characteristic with two different values as a function of drain-source voltage, as
shown in Fig 4.3 [65]. When Vds is greater than Vgs-Vth, Cgd=Cgd1 and Cds=Cds1. When
Vds is equal to or less than Vgs-Vth, Cgd=Cgd2 and Cds=Cds2. CL is the load inductor
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equivalent parallel capacitance, and Cd1 is the equivalent junction capacitance of SiC
Schottky diode. RL is the load inductor DC resistance.

Figure 4.2 Circuit with parasitic inductances and capacitances

Figure 4.3 Nonlinear capacitances Cgd and Cds as a function of drain source voltage Vds

Key waveforms during the switching transitions are shown in Fig 4.4 for turn-on
and in Fig 4.7 for turn-off. In these figures Vdr is the gate driver output voltage, Vgs is the
gate-source voltage of the SiC MOSFET, Vds is the drain-source voltage of the SiC
MOSFET, Ids is the SiC MOSFET drain current, Ich is the SiC MOSFET channel current,
Idiode is the SiC Schottky diode current, and Vdiode is the cathode-anode voltage of SiC
Schottky diode. The switching waveforms of the power semiconductor devices can be
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divided into several time intervals based on their physical behavior. In the following,
derivations of the loss model for the turn-on and turn off are presented.

4.1.1 MOSFET TURN ON TRANSITION
The switch transition starts at time t0, when SiC Schotty diode D1 is on and is
conducting the entire inductive load current. SiC MOSFET S is off and the drain-source
voltage is Vdc+Vd, where Vd is the Schottky diode D1 on-state voltage drop and Vdc is the
input DC voltage. Fig 4.4 illustrates the turn-on switching waveforms, which will be
thoroughly analyzed in the following.

Figure 4.4 Key waveforms of turn-on switching transition
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Stage 1 [t0, t1] turn-on delay time: At time t0 the gate signal Vdr commutates from
Vdr_L to Vdr_H. As a result, the gate-source voltage of the MOSFET starts rising, but the
MOSFET remains in cutoff until the gate-source voltage reaches the MOSFET threshold
voltage Vth at time t1. The load current still circulates through SiC Schottky diode D1. No
switching loss is generated in this time period. Since the stage does not influence the
drain current, the effect of parasitic inductance Ls2 in the circuit can be neglected and the
gate-source voltage is given by:

Vgs (t ) = (Vdr _ H − Vdr _ L )[1 − e
where τ

= R (C + C

−(t − t0 ) / τ iss

] + Vdr _ L

Equation 4-1

) , Cgd1 is the gate-drain capacitance at high drain-source

voltage, Rg is the gate resistance, Vdr_H and Vdr_L are high level gate drive voltage and
low level gate drive voltage, respectively. This interval ends at time t1, the instant when
Vgs(t1)=Vth.
Stage 2 [t1, t2] current rise time: In this interval, Vgs exceeds Vth, and the drain
current Ids starts increasing from zero to the value of inductive load current Io. During this
interval the drain-source voltage is decreased as a result of parasitic inductance voltage
drop, due to high di/dt in the circuit. At time t2, the Schottky diode D1 current drops to
zero. The drain current is given by:

I ds (t ) = g fs [Vgs (t ) − Vth ]

Equation 4-2

where gfs is the trans-conductance of the SiC MOSFET.
The duration time of this period is given by:
t 2 − t1 =

C iss (Vmiller 1 − Vth )
I C
= o iss
Ig2
g fs I g 2
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Equation 4-3

where input capacitance C

=C

+C

, Ig2 is the average gate driving current in stage

2, and Io is the inductive load current.
The gate-source plateau voltage is given by:
Vmiller 1 = Vth +

Io

g fs

Equation 4-4

The average gate drive current Ig2 in this stage is given by:
Ig2 =
=

Vdr _ H − 0.5(Vmiller1 + Vth ) − Ls 2dids / dt
Rg

Vdr _ H − 0.5(Vmiller1 + Vth ) − Ls 2 I o / ( t2 − t1 )

Equation 4-5

Rg

where Ls2 is the common source inductance value, and Rg is the gate resistance. Fig 4.5
shows the equivalent MOSFET driving circuit, and Fig 4.6 shows the gate-source signal
waveform. The average gate-source voltage is assumed to be (Vmiller1+Vth)/2 in stage 2
[t1, t2].

Figure 4.5 MOSFET gate driving equivalent circuit during interval 2 [t1, t2]
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Figure 4.6 Gate-source signal during interval 2 [t1, t2]

The time period t2-t1 is solved by using equations (4-3) and (4-5) as follows:

t2 − t1 =

Ciss Rg Io + Ls 2 g fs I o
(Vdr _ H − 0.5Vth − 0.5Vmiller1 ) g fs

Equation 4-6

The MOSFET drain-source voltage is decreased by the inductive voltage drop of
the stray inductance in the main circuit loop LS (=L1+L2+L3+L4+Ld2+Ls2) and is described
as follows:
Vds ( t ) = Vdc + Vd − Ls

dids
dt

Equation 4-7

At t=t2, MOSFET drain-source voltage Vds(t2)=Vr.
Vds ( t2 ) = Vr = Vdc + Vd − Ls

Io
( t2 − t1 )

Equation 4-8

The total switching energy loss during this period [t1, t2] is

(t2 − t1 ) I o (Vdc + Vd ) (t2 − t1 ) I o (Vdc + Vd − Vr )
−
2
3
2
(t − t ) I (V + Vd ) I o Ls
= 2 1 o dc
−
2
3
E1_ 2 =

Equation 4-9

Stage 3 [t2, t3] voltage fall time I: At time t2, the SiC MOSFET takes over the
total inductive load current and starts to discharge the MOSFET output capacitance Coss.
The MOSFET drain-source voltage decreases in this time period. The SiC Schottky diode
exhibits almost no reverse recovery effects, but its junction capacitance introduces a
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small reverse current. The reverse capacitive current causes additional switching power
loss in the MOSFET. At time t3, MOSFET drain-source voltage Vds reaches the boundary
voltage Vmiller1-Vth.
The average gate drive current Ig3 in stage 3 [t2, t3] is:

Ig3 =

Vdr _ H − Vmiller1 − [(Cd 1 + CL )(Vdc + Vd − Vmiller1 + Vth )] / [ g fs (t3 − t2 )]
Rg

Equation 4-10

The drain-source voltage Vds in stage 3 [t2, t3] decreases with a large slope dv/dt,
which is given by:

I
dVds
V
−V −V
= − g 3 = miller1 th r
dt
Cgd
t3 − t2

Equation 4-11

where gate drain capacitance Cgd= Cgd1.
By substituting (4-10) into (4-11), the time duration of this period [t2, t3] is
estimated as:
t3 − t 2 =

(Vr − Vmiller1 + Vth )C gd Rg + ( C d 1 + C L )(Vdc + Vd − Vmiller1 + Vth ) / g fs
Vdr _ H − Vmiller1

Equation 4-12

where gate drain capacitance Cgd= Cgd1.
The total loss in this period, including voltage-current overlap loss and output
capacitance discharging loss, is given by:
t3

E2 _ 3 = ∫ I chVds dt =
t2

(t3 − t2 )(Vr + Vmiller1 − Vth )
1
I o + (Cd 1 + CL )(Vdc + Vd − Vmiller1 + Vth )(Vr + Vmiller1 − Vth )
2
2

1
+ Coss1 (Vr − Vmiller1 + Vth )(Vr + Vmiller1 − Vth )
2

Equation 4-13
Where Cd1 is the Schottky diode equivalent capacitance, Coss1 is the MOSFET output
capacitance at high voltage level and CL is the load inductor equivalent parallel
capacitance.
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The MOSFET output capacitance Coss1 tends to make the measured drain
current Ids deviate from the MOSFET channel current Ich, therefore the measured loss in
period [t2, t3] is given by:
t3

E2 _ 3( measured ) = ∫ I dsVds dt =
t2

(t3 − t2 )(Vr + Vmiller1 − Vth )
Io
2

1
+ (Cd 1 + CL )(Vdc + Vd − Vmiller1 + Vth )(Vr + Vmiller1 − Vth )
2

Equation 4-14

Because the loss due to the discharging of the MOSFET output capacitance
cannot be measured, being internal to the MOSFET.
Stage 4 [t3, t4] voltage fall time II: At time t3, the SiC MOSFET goes into the
ohmic region. Cgd2 is the gate-drain capacitance in ohmic region, and Cds2 is the drainsource capacitance in the ohmic region. Von is the MOSFET on-state voltage drop. The
drain-source voltage Vds continues to fall until it reaches the on-state voltage Von.
The average gate drive current Ig4 in stage 4 [t3, t4] is:

Ig4 =

Vdr _ H − Vmiller1
Rg

Equation 4-15

The drain-source voltage Vds in stage 4 [t3, t4] decreases with a smaller slope
dv/dt, which is given by:

I
dVds
V −V
+V
= − g 4 = on miller1 th
dt
Cgd
t4 − t3

Equation 4-16

where gate-drain capacitance Cgd= Cgd2.
By substituting (4-15) into (4-16), the time duration of this period [t3, t4] is
estimated as:

t4 − t3 =

(Vmiller1 − Vth − Von )Cgd Rg
Vdr _ H − Vmiller1
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Equation 4-17

where gate-drain capacitance Cgd= Cgd2.
The total loss, including voltage-current overlap loss and output capacitance
discharging loss, is given by:

t4

E3_ 4 = ∫ I chVds dt =
t3

(t4 − t3 )(Vmiller1 − Vth + Von )
1
I o + Coss 2 (Vmiller1 − Von − Vth )(Vmiller1 + Von − Vth )
2
2

1
+ (Cd 1 + CL )(Vmiller1 − Von − Vth )(Vmiller1 + Von − Vth )
2

Equation 4-18
Where Cd1 is the Schottky diode equivalent capacitance, Coss2 is the MOSFET output
capacitance at low voltage level and CL is the load inductor equivalent parallel
capacitance. Von is the MOSFET on-state voltage drop.
The drain current Ids is measured outside the MOSFET, and the measured
switching loss in period [t3, t4] is given by:
t4

E3_ 4( measured ) = ∫ I dsVdsdt =
t3

(t4 − t3 )(Vmiller1 − Vth + Von )
Io
2

1
+ (Cd 1 + CL )(Vmiller1 − Von − Vth )(Vmiller1 + Von − Vth )
2

Equation 4-19

Stage 5 [t4, t5] gate voltage rise remaining time: The gate-source voltage
increases exponentially. At time t5, the gate-source voltage reaches to the maximum gate
driver voltage Vdr_H. No switching loss is generated in this period.
Stage 6 [t5, t6] MOSFET conduction time: The MOSFET is on and it conducts
the total inductive load current Io. The MOSFET conduction loss occurs in this time
period.
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4.1.2 MOSFET TURN OFF TRANSITION
The switch transition starts at time t6, when SiC MOSFET S is on and is
conducting the entire inductive load current Io. SiC Schottky diode D1 is off and the
voltage across cathode and anode is Vdc-Von, where Von is the MOSFET S on-state
voltage drop and Vdc is the input DC voltage. Fig 4.7 (a) and (b) show the typical turn-off
switching waveforms. There are two possible operation modes in turn-off transition:
Mode I is the non zero voltage switching (non ZVS) mode and mode II is the ZVS mode.
Vdr_H

Vdr

Vdr_L
Vdr_H
Vmiller1
Vmiller2
Vth

Vgs

Vdr_L
Vdc+Vd

Vmiller1-Vth

Von

Vds

Io
Ids9

Ids
Io

Ich
Io

Idiode
Vdc-Von

Vdiode

-Vd

t5

t6 t7 t8 t9 t10

Continue

t11 t12

(a)

(b)

Figure 4.7 Key waveforms of turn-off switching transition (a) Mode I (b) Mode II
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Stage 7 [t6, t7] turn-off delay time: The gate signal is set to Vdr_L at time t6, and
the MOSFET operates in the ohmic region. Vds will not increase until Vgs reduces to
Vmiller1. Input capacitance Ciss is being discharged through gate drive circuit. The gate
source voltage Vgs is given by:

Vgs (t ) = (Vdr _ H − Vdr _ L )e − ( t −t6 )/τ iss + Vdr _ L
where τ

= R (C + C

Equation 4-20

) , Cgd2 is the gate-drain capacitance at low drain-source

voltage, and Rg is the gate resistance. This interval ends at time t7, when Vgs(t7)=Vmiller1.
Stage 8 [t7, t8] voltage rise time I: There are two possible cases in this period as
described in the following:
Mode I (non ZVS turn-off): MOSFET drain-source voltage Vds increases with a smaller
slope in this period. In this stage, MOSFET still operates in ohmic region. At time t8,
drain-source voltage Vds reaches the boundary voltage Vmiller1-Vth, and MOSFET
transitions to the saturation region. Drain current Ids remains approximately constant and
is equal to loading current Io.
The average gate drive current Ig8 in this time period is given by:

I g8 =

Vmiller1 − Vdr _ L
Rg

Equation 4-21

where Vmiller1=Io/gfs+Vth.
The drain-source voltage Vds in stage 8 [t7, t8] increases with a slope dv/dt, which
is given by:

dVds I g 8 Vmiller1 − Vth − Von
=
=
dt
Cgd
t8 − t7
where gate-drain capacitance Cgd= Cgd2.
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Equation 4-22

By substituting (4-21) into (4-22), the time duration of this period [t7, t8] is
estimated as:

t8 − t7 =

(Vmiller1 − Vth − Von )Cgd Rg
Vmiller1 − Vdr _ L

Equation 4-23

where gate-drain capacitance Cgd= Cgd2.
The total loss, considering voltage-current overlap and capacitance charging, is
given by:
t8

E7 _ 8 = ∫ I chVds dt =
t7

( t8 − t7 )(Vmiller1 − Vth + Von )
1
I o − Coss 2 (Vmiller1 − Von − Vth )(Vmiller1 + Von − Vth )
2
2

Equation 4-24
Where Coss2 is the MOSFET output capacitance at low voltage level and Von is MOSFET
on-state voltage drop.
The measured switching loss during this period [t7, t8] is given by:
t8

E7 _ 8( measured ) = ∫ I dsVds dt =
t7

(t8 − t7 )(Vmiller1 − Vth + Von )
Io
2

Equation 4-25

Mode II (ZVS turn-off): The MOSFET drain-source voltage Vds increases in this period,
which is shown in Fig 4.7 (b). The measured drain current Ids remains approximately
constant and is equal to the loading current Io, and a very small capacitive current
charging Schottky diode junction capacitance Cd1 and load inductor capacitance CL is
neglected in this period. The gate-source voltage Vgs decreases from the miller voltage
Vmiller1 to threshold voltage Vth at time t7, and remains equal to Vth in period [t7, t8]. The
MOSFET channel current drops to zero, and drain-source voltage Vds increases from onstate voltage Von to Vmiller1-Vth.
The average gate drive current Ig8 in this time period is:
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I g8 =

Vth − Vdr _ L
Rg

Equation 4-26

During the interval [t7, t8], drain-source capacitance Cds is charged from Von to
Vmiller1-Vth. As shown in Fig 4.8, gate drive current Ig8 discharges capacitance Cgd, and
gate drive current Ig8 is given by:

I g 8 = Cgd

Vmiller1 − Vth − Von
t8 − t7

Equation 4-27

where gate-drain capacitance Cgd=Cgd1.

Figure 4.8 MOSFET operation during interval 8 [t7, t8]

By substituting (4-26) into (4-27), the time duration of this period [t7, t8] is given
by:

t8 − t7 =

Rg Cgd (Vmiller1 − Vth − Von )
Vth − Vdr _ L

Equation 4-28

where gate-drain capacitance Cgd = Cgd1, and drain-source capacitance Cds =Cds1.
The total switching loss in time period [t7, t8] is given by:
t8

E7 _8 = ∫ I chVds dt = 0
t7

The measured switching loss in time period [t7, t8] is given by:
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Equation 4-29

E 7 _ 8( measured ) =

∫

t8

t7

I dsVds dt =

( t8 − t7 )(Vmiller 1 − Vth + Von )
Io
2

Equation 4-30

Stage 9 [t8, t9] voltage rise time II: The MOSFET drain-source voltage increases
in this period. The load inductor parallel capacitance CL and Schottky diode junction
capacitance Cd1 are discharged by load current. The measured drain current is reduced
from load current Io by capacitances CL and Cd1 charging currents.
Mode I (non ZVS turn-off): The average gate drive current Ig9 in this time period is:

Ig9 =

Vmiller 2 − Vdr _ L
Rg

Equation 4-31

The measured drain current Ids decreases from Io to Ids9, and Ids9 is given by:
I ds 9 = I o − ( C d 1 + C L )

dVds
(V − Vmiller 1 + Vd + Vth )
= I o − ( C d 1 + C L ) dc
dt
( t 9 − t8 )

Equation 4-32

The MOSFET channel current Ich also decreases from Io to Ich9 in this period and
Ich9 is given by:
I ch 9 = I ds 9 − ( C gd + C ds )

dVds
(V − Vmiller 1 + Vd + Vth )
= I ds 9 − ( C gd + C ds ) dc
dt
( t 9 − t8 )

Equation 4-33

where gate-drain capacitance is Cgd= Cgd1, drain-capacitance is Cds=Cds1.
The voltage Vmiller2 is given by:

Vmiller 2 = Vth + [ I ds 9 − (Cds + Cgd )(Vdc − Vmiller1 + Vd + Vth ) (t9 − t8 )] / g fs

Equation 4-34

The increasing slope of drain-source voltage Vds in this time period is given by:

dVds I g 9 Vdc + Vd − Vmiller1 + Vth
=
=
dt
Cgd
t9 − t8

Equation 4-35

where gate-drain capacitance Cgd= Cgd1.
By putting (4-32)-(4-35) into (4-31), the duration time t9-t8 is given by:
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t9 − t8 =

[Cgd Rg + (Cds + Cgd + Cd 1 + CL ) / g fs ](Vdc + Vd − Vmiller1 + Vth )
Vmiller1 − Vdr _ L

Equation 4-36

The total switching loss in time period [t8, t9] is given by:
t9

E8 _ 9 = ∫ I chVds dt =
t8

( t9 − t8 )(Vdc + Vd + Vmiller1 − Vth )
1
I o − Coss1 (Vdc + Vd − Vmiller1 + Vth )(Vdc + Vd + Vmiller1 − Vth )
2
2

1
− (Cd 1 + CL )(Vdc + Vd − Vmiller1 + Vth )(Vdc + Vd + Vmiller1 − Vth )
2

Equation 4-37
where Coss1 is the MOSFET output capacitance at high voltage level.
The total measured switching loss in time period [t8, t9] is given by:
t9

E8 _ 9( measured ) = ∫ I dsVds dt =
t8

( t9 − t8 )(Vdc + Vd + Vmiller1 − Vth )
Io
2

1
− (Cd 1 + C L )(Vdc + Vd − Vmiller1 + Vth )(Vdc + Vd + Vmiller1 − Vth )
2

Equation 4-38

Mode II (ZVS turn-off): The MOSFET drain-source voltage Vds increases from Vmiller1-Vth
to Vdc+Vd during the time period [t8, t9]. The Schottky diode voltage Vdiode decreases
from Vdc-Vmiller1+Vth to –Vd during this time period. As shown in Fig 4.9, the MOSFET
channel current is zero, and the load current is divided by the device parasitic
capacitances.

Figure 4.9 Current conduction path during time period [t8, t9] (Mode II)
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The capacitive current Icds flowing through the MOSFET drain-source capacitance
Cds is given by:

I cds =

Cds
Io
Cds + Cgd + Cd 1 + CL

Equation 4-39

The capacitive current Icds is also given by:
I cds = C ds

dVds
V + Vd − Vmiller 1 + Vth
= C ds dc
dt
t9 − t8

Equation 4-40

The time period t9-t8 can be obtained from (4-39) and (4-40), and it is given by:

t9 − t8 =

(Vdc + Vd − Vmiller1 + Vth )(Cds + Cgd + Cd 1 + CL )
Io

Equation 4-41

where gate-drain capacitance Cgd= Cgd1, and drain-source capacitance Cds= Cds1.
The measured drain current Ids is constant in this period and it is given by:
I ds = I o − ( C d 1 + C L )

dVds
(V − Vmiller 1 + Vth + Vd )
= I o − ( C d 1 + C L ) dc
dt
( t 9 − t8 )

Equation 4-42

The total switching loss E8_9 in time period [t8, t9] is zero, due to zero MOSFET
channel current. The total measured switching loss in time period [t8, t9] is given by:
E 8 _ 9( measured ) =

∫

t9

t8

I dsVds dt =

( t9 − t8 )(Vdc + Vd + Vmiller 1 − Vth )
I ds 9
2

Equation 4-43

where the measured drain current Ids9 is obtained from equation (4-42) as Ids9=Ids(t9).
Stage 10 [t9, t10] Current fall time: After the Schottky diode D1 becomes
forward-biased at time t9, the current begins to divert from MOSFET to Schottky diode.
This interval ends when the drain current becomes zero.
Mode I (non ZVS turn-off): At time t10 the gate-source voltage Vgs reaches Vth, and the
MOSFET channel current reaches zero. The MOSFET suffers an extra voltage stress,
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because decreasing drain current introduces a voltage drop across the parasitic
inductances.
The time duration of this period [t9, t10] is given by:
t10 − t 9 =

where MOSFET input capacitance C

I ds 9 C iss
g fs I g 10

=C +C

Equation 4-44

, Ig10 is the average gate drive

current in stage 10, Cgd1 is the gate-drain capacitance at high drain-source voltage. The
measured drain current Ids9 is obtained from equation (4-32).
Fig 4.10 shows the equivalent MOSFET drive circuit during stage 10, and Fig
4.11 shows the gate signal waveform in this time period.

Figure 4.10 MOSFET gate driving equivalent circuit during time period [t9, t10]

Figure 4.11 Gate signal during time period [t9, t10]
The average gate drive current Ig10 in this time period is:
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I g10 =
=

0.5(Vmiller 2 + Vth ) − Vdr _ L − Ls 2 dids / dt
Rg

0.5(Vmiller 2 + Vth ) − Vdr _ L − Ls 2 I ds 9 / (t10 − t9 )

Equation 4-45

Rg

where Ls2 is the common source inductance value. The voltage Vmiller2 is given by
equation (4-34).
By substituting (4-45) into (4-44), the duration time t10-t9 is given by:

t10 − t9 =

Rg I ds 9Ciss + Ls 2 I ds 9 g fs
(0.5Vmiller 2 + 0.5Vth − Vdr _ L ) g fs

Equation 4-46

The MOSFET drain-source voltage is increased by an inductive voltage drop due
to the high di/dt rate of the current passing through the parasitic inductances in circuit.
Vds ( t10 ) = Vdc + Vd − Ls

dids
I ds 9
= Vdc + Vd + Ls
dt
( t10 − t9 )

Equation 4-47

where Ls is the stray inductance in the main circuit loop.
The power loss due to the voltage-current overlap is given by:
E 9 _10 = ∫

t 10

t9

I chVds dt =

( t10 − t9 )(Vdc + Vd )
LI I
I ch 9 + s ds 9 ch 9
2
2

Equation 4-48

The MOSFET channel current Ich9 is obtained from equation (4-33) as Ich9=Ich(t9).
The measured switching loss in this time period [t9, t10] is given by:
E9 _10( measured ) = ∫

t 10

t9

I dsVds dt =

( t10 − t9 )(Vdc + Vd )
L I2
I ds 9 + s ds 9
2
2

Equation 4-49

The measured drain current Ids9 is obtained from equation (4-32).
Mode II (ZVS turn-off): The gate-source voltage drops to Vdr_L in this time period, and the
MOSFET channel current is zero. The resonance between MOSFET output capacitances
and circuit parasitic inductances begins at time t9. The resonance period Tr can be
approximated by:
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Tr = 2π LsCoss

Equation 4-50

where Ls is the main loop parasitic inductance, and MOSFET output capacitance
Coss=Coss1.
The duration time t10-t9 approximately is approximately a quarter of resonance
period Tr, and it is given by:
t10 − t9 = π LsCoss / 2

Equation 4-51

The power loss E9_10 due to the voltage-current overlap is zero, because the
channel current is zero in this time period.
The measured switching loss in the period [t9, t10] is expressed as:
E9 _10( measured ) = ∫

t 10

t9

I dsVds dt ≈

( t10 − t9 )(Vdc + Vd )
L I2
I ds 9 + s ds 9
2
2

Equation 4-52

where the measured drain current Ids9 is obtained from equation (4-42) as Ids9=Ids(t9).
Stage 11 [t10, t11] voltage ringing time: Drain-source voltage ringing occurs in
this time period, due to the resonance between MOSFET output capacitance and stray
inductance. Eventually, this high frequency resonance is damped by the stray resistance
in the circuit and all the ringing energy is dissipated.
The measured ringing loss during turn-off period [t10, t11] is given by:
E10 _ 11 =

1
1
Q peakV peak − QVdc +Vd (Vdc + Vd ) − Vdc (Q peak − QVdc +Vd )
2
2

Equation 4-53

where Vpeak is the drain-source peak voltage in period [t10, t11], Qpeak is the output
capacitor charge when Vds=Vpeak, and QVdc+Vd is the output capacitor charge when
Vds=Vdc+Vd.
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Stage 12 [t11, t12] Diode conduction time: The inductive load current Io flows
entirely through the SiC Schottky diode D1. No switching loss occurs in the time period
[t11, t12].

4.2 EXPERIMENTAL VERIFICATION OF THE ANALYTICAL LOSS MODEL
4.2.1 HARDWARE SETUP
In order to verify the analytical loss model, a printed circuit board (PCB) testbench was built to conduct the inductive switching experiments on SiC power devices
including MOSFET and Schottky diode. The parasitic inductances from the PCB layout
were minimized, when the PCB was designed. Fig 4.12 shows the experimental setup of
inductive switching. The test-bench includes a test socket for SiC MOSFET, a test socket
for SiC Schottky diode, gate drive circuit, input capacitor bank, a load inductor, probetip-adapters, and a Pearson coil for drain current measurement. Polypropylene film
capacitors with very low ESL (equivalent series inductance) are used to provide a low
inductance DC voltage source for the test-bench. The MOSFET under test is a SiC
MOSFET CMF10120D from CREE Inc. rated at 1200V/24A. A gate driver IC
IXDD609SI based on the totem-pole structure from IXYS Corporation is used as the SiC
MOSFET gate driver with 9A maximum source/sink drive current [66]. The gate driver
output voltage switches from -5V to 18V. The free-wheeling diode under test is a SiC
Schottky diode C4D20120A from CREE Inc rated at 1200V/20A. Probe-tip-adapters are
used to measure MOSFET’s gate-source voltage Vgs, and drain-source voltage Vds. A
Pearson coil (model 2878) is used to measure the drain current Ids. A 250 μH ferrite-core
inductor is used as the load inductor for inductive switching experiments.
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Figure 4.12 Experimental setup of inductive switching tests

4.2.2 PARAMETER EXTRACTION
An inductance extraction software tool FastHenry is used to estimate the parasitic
inductances from PCB layout. Device parameter values are extracted from
manufacturer’s datasheets. Threshold voltage Vth and MOSFET transconductance gfs are
extracted from device transfer characteristics curve. Drain-source capacitances Cds1 and
Cds2 are obtained from device output capacitance curve as a function of drain-source
voltage. Reverse transfer capacitances Cgd1 and Cgd2 are extracted from device transfer
capacitance curve as a function of drain-source voltage. Gate-source capacitances Cgs is
obtained from device input capacitance curve.

4.2.3 SWITCHING WAVEFORMS
The DC input voltage Vdc is 500V in experiments. Double pulse switching tests
are carried out to study switching waveforms and power losses. The switching
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waveforms are measured with a Tektronix high-speed oscilloscope MSO3014
(bandwidth: 500MHz, sampling rate: 2.5GS/s). To correctly measure power losses, probe
deskew is carried out before measurement. Fig 4.13 shows turn-on and turn-off transient
waveforms (gate-source voltage Vgs, drain-source voltage Vds, and drain current Ids) for
inductive load switching at 500V input, 10A load current, and 47Ω gate resistance. In the
turn-on transition, an overshoot of drain current Ids is observed in the period [t2, t3], due to
the Schottky diode reverse capacitive current. The gate source voltage Vgs reaches the
threshold voltage Vth, when the drain current Ids decreases to zero at time t10. It clearly
shows that MOSFET channel current Ich is above zero in [t8, t10] and therefore the turnoff transition follows Model I (non ZVS) turn off. Fig 4.14 shows turn-on and turn-off
transient waveforms (gate-source voltage Vgs, drain-source voltage Vds, and drain current
Ids) for inductive load switching at 500V input, 10A load current, and 3.3Ω gate
resistance. In the turn-on transition, an overshoot of drain current Ids is also observed in
the period [t2, t3], because of the Schottky diode reverse capacitive current. In the turn-off
transition, SiC MOSFET operates in Mode II. As seen in Fig 4.14 (b), gate-source
voltage Vgs reaches the threshold voltage Vth at time t7, while the drain current Ids is equal
to the load current Io. The MOSFET channel is off after the time t7, and load current
flows through the MOSFET output capacitance instead of the MOSFET channel. The
MOSFET channel is turned off before the drain-source voltage Vds rises significantly
above zero, and turn-off switching loss is small in this case.
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(a)

(b)
Figure 4.13 SiC MOSFET switching waveforms (10A load current, 47Ω gate resistance)
(a) turn-on transition (b) turn-off transition
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(a)

(b)
Figure 4.14 SiC MOSFET switching waveforms (10A load current, 3.3Ω gate resistance)
(b) turn-on transition (b) turn-off transition

The waveforms calculated with the analytical model and experimental waveforms
are compared in Fig 4.15, when the load current is 10A and gate resistance is 47Ω. The 3D inductance extraction software program FastHenry is used to estimate parasitic
inductances in the PCB layout [67]. A good matching between analytical and
experimental results is observed from Fig 4.15.
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Figure 4.15 Comparison between measured (dark solid lines) and analytical (red dashed
lines) waveforms for (a) Vgs and Vds at turn-on transition (b) Ids at turn-on transition (c)
Vgs and Vds at turn-off transition (d) Ids at turn-off transition (10A load current, 47Ω gate
resistance)

4.2.4 SWITCHING LOSSES
The DC input voltage Vdc is 500V in experimental measurements. Fig 4.16 shows
the device measured turn-on switching energy Eon, turn-off switching energy Eoff and
total switching energy Etotal, as a function of load current Io, when the gate resistance is
14.7 Ω. As the load current increases, the turn-on switching energy and turn-off
switching energy increase as well. However, turn-off energy loss Eoff does not increase as
fast as the turn-on switching energy loss Eon, due to the reduction of turn-off time at a
higher load current. Fig 4.17 shows the device turn-on and turn-off times as a function of
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load current, when gate resistance is 14.7Ω. The turn-on time increases with load current,
by contrast, the turn-off time decreases with load current.
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Figure 4.16 Switching energy losses as a function of load current (experimental)
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Figure 4.17 Switching times as a function of load current (experimental)
Fig 4.18 shows the device turn-on and turn-off switching energies at 10A load
current as a function of the gate resistance. As seen, both the turn-on and turn-off
switching loss energies vary approximately linearly with gate resistance. A larger Rg
slows down the switching transitions (both voltage and current rates) and, as a result, the
switching energy increases. Fig 4.19 shows the device total turn-on and turn-off times as
a function of gate resistance, when load current is 10A.
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Figure 4.18 Switching energy losses as a function of gate resistance (experimental)
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Figure 4.19 Switching times as a function of gate resistance (experimental)
The measured losses (solid line) in experiments as a function of load current are
compared to model predicted losses (dashed line) in Fig 4.20. The measured losses (solid
line) in experiments as a function of gate resistance are compared to model predicted
losses (dashed line) in Fig 4.21. Good agreement is achieved between the losses
calculated by the proposed model and the measured losses.
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Figure 4.20 Comparison of SiC MOSFET switching losses as a function of load current
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Figure 4.21 Comparison of SiC MOSFET switching losses as a function of gate
resistance

Fig 4.22 shows the comparison of SiC MOSFET switching losses at 10A load
current for various gate resistance values calculated in three different ways: losses
obtained from experimental measurement, losses obtained from the proposed model, and
losses obtained from the conventional model (piecewise linear model). The conventional
loss model does not consider parasitic inductances and device nonlinear capacitances
[68]. It is noted that the conventional model predicts the switching loss with significant
errors in all cases. Specifically, the conventional method underestimates the actual
switching loss for SiC MOSFET. In Fig 4.23, the same comparison of SiC MOSFET
switching losses is shown for various values of load currents, when the gate resistance is
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14.7Ω. Similarly, the conventional loss model does a poor job in predicting the total
switching loss. In particular, the error of conventional model predicted results becomes
more significant as the inductive load current increases. At load current Io=15A, the
measured switching loss is 606.25μJ, while the predicted switching loss based on
conventional loss model is only 341.32μJ.
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Figure 4.22 Comparison of SiC MOSFET switching losses as a function of gate
resistance
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Figure 4.23 Comparison of SiC MOSFET switching losses as a function of load current
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4.3 DISCUSSION
4.3.1 ACTUAL SWITCHING LOSSES VERSUS MEASURED SWITCHING LOSSES
The accurate method to calculate the switch loss of MOSFET is to calculate the
overlap between the channel current Ich and drain-source voltage Vds. However, the
practical method to measure the switching loss of MOSFET is to calculate the overlap
between the drain current Ids and drain-source voltage Vds, because the MOSFET channel
current is usually not accessible to be measured. As shown in Fig 4.24, the MOSFET
capacitances Cgd and Cds tend to make the measured drain current Ids outside of MOSFET
deviate from the channel current Ich, when drain-source voltage Vds rises or drops.
During the turn-on transition, the Cgd and Cds discharging currents make Ich>Ids,
therefore, the real turn-on switching loss is larger than the measured one. In contrast, in
the turn-off transition, the Cgd and Cds charging currents make Ich<Ids, and the real turn-off
switching loss is smaller than the measured one. The energy stored in the output
capacitance during turn-off transition is dissipated in the channel, when the MOSFET is
turned on.
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Figure 4.24 SiC MOSFET operation (a) when drain-source voltage drops (b) when drainsource voltage rises

4.3.2 INFLUENCE OF PARASITIC INDUCTANCES ON SWITCHING LOSSES
The analytical loss model is used to analyze the influence of main loop parasitic
inductance Ls and common source inductance LS2 on switching losses. Fig 4.25 shows the
calculated turn-on and turn-off switching loss energies with different main loop
inductances (Ls) for inductive load switching at 500V input, 10A load current, and 14.7Ω
gate resistance. With the increase of Ls, the turn-on switching loss energy decreases,
because the inductive voltage drop of Vds in period [t1, t2] increases. With the increase of
Ls, the turn-off loss increases, mainly because of a larger voltage overshoot of Vds and a
slower decrease of Ids in period [t9, t10]. Another way to explain the effect of Ls is to say
that it acts as a turn-on snubber, decreasing turn-on losses but increasing turn-off losses.
Fig 4.26 shows the calculated turn-on and turn-off switching loss energies with different
common source inductances (Ls2) for inductive load switching at 500V input, 10A load
current, and 14.7Ω gate resistance. Both turn-on and turn-off switching loss energies
increase with the increase of Ls2, due to the smaller rate of Ids and longer duration in
periods [t1, t2] and [t9, t10]. It can be said that inductance Ls2 introduces a negative
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feedback from MOSFET current to the gate driver that slows down both MOSFET turnon and MOSFET turn-off, increasing losses.
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Figure 4.25 Turn-on and turn-off switching energy losses under the influence of main
loop parasitic inductance
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Figure 4.26 Turn-on and turn-off switching energy losses under the influence of common
source parasitic inductance

4.4 SUMMARY
A simple and accurate analytical loss model for SiC power devies is developed.
This model takes into account device nonlinear capacitances and parasitic inductances in
the circuit, which is a very important feature for circuit designers. In addition, the ringing
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loss and the loss from reverse capacitive charging current of SiC Schottky diode are
considered. The turn-off and turn-on transitions are analyzed in detail. Two different
operation modes are derived for the turn-off transition. The proposed model is validated
by numerous experimental results, and the accuracy comparison of the proposed
analytical loss model and conventional piecewise linear loss model is presented. The
difference between real switching losses and measured switching losses is discussed, and
the influence of the parasitic inductances on switching losses is demonstrated.
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CHAPTER 5
PERFORMANCE PROJECTION AND SCALABLE LOSS MODEL OF
SIC MOSFETS AND SIC SCHOTTKY DIODES
5.1 INTRODUCTION
Power semiconductor devices realized using wide bandgap semiconductor
materials, such as Silicon Carbide (SiC) and Gallium Nitride (GaN), provide better
performance than traditional silicon (Si) power devices. SiC is one of the most promising
semiconductor materials for high-voltage, high-speed and low-loss power switching
applications, due to its superior physical characteristics, such as wider band-gap (3 times
higher than Si), higher thermal conductivity, and higher critical breakdown electric field.
SiC power MOSFET is a very good candidate for high-switching-frequency and
low-loss power conversion applications. The lower on-resistance makes SiC power
MOSFETs an ideal choice in high power applications, offering similar conduction loss as
Si IGBTs while operating at a much higher switching frequency. The switching loss of a
SiC power MOSFET is much lower than that of a Si IGBT or Si GTO for the same
voltage and current ratings, due to its lower device capacitance. In 2011, Cree launched
industry’s first commercial SiC power MOSFET, which provided blocking voltage up to
1200V with an 80mΩ on-resistance at room temperature. Presently, the n-channel 1200V
SiC power MOSFET commercial products shown in Table 5-1 are available from Cree
[69]. Other power semiconductor manufacturers are now offering similar products in the
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market. Data from product datasheets can be used to parameterize device loss models that
can be used to evaluate device in-circuit performance. Cree and other semiconductor
manufacturers are also evaluating SiC power MOSFETs with higher blocking voltages
(>1.2kV). However, higher-voltage SiC MOSFETs (>1.7kV) are not commercially
available at the present time. Consequently no datasheet data is available and only limited
sample characterization has been published in the literature. In order to analyze the
device behavior of upcoming high-voltage SiC MOSFETs (>1.7kV), power electronics
researchers and engineers have a need for methods for future device performance
projection.
The Schottky diode is also a very attractive unipolar device, formed by an
electrically non-linear contact between a metal and a semiconductor bulk region. Cree
has recently introduced its SiC Schottky diode products, with rated voltage ranging from
600V to 1700V, and rated current ranging from 1A to 100A. SiC Schottky diode is a very
promising candidate to replace in the future silicon p-i-n diode for blocking voltage range
from 600V to 3000V. Performance projection of SiC Schottky diodes for higher voltage
and higher current ratings are also of interest for power electronics engineers.
This chapter proposes a performance projection method and a scalable loss model
for SiC MOSFETs and SiC Schottky diodes. To my knowledge, this is the first scalable
loss model that provides performance projection capability for future SiC MOSFETs and
SiC Schottky diodes in the literature. The parameters of these models are extracted from
device datasheets by using a curve fitting method. Loss estimation of future SiC
MOSFETs and SiC Schottky diodes can be performed based on the proposed scalable
loss model.
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Table 5.1 Current status of mature SiC MOSFETs from Cree
Packaged
device part
number
C2M0160120D

C2M0080120D

C2M0040120D

C2M0025120D

Bare
die
part
number
CPM212000160B
CPM212000080B
CPM212000040B
CPM212000025B

V(BR)DS

ID

RDS(on)

19
A

160mΩ

36
A

80mΩ

60
A

40mΩ

90
A

25mΩ

Achip

Rth

Qgd(800
V)

6.2857mm

0.9K/W

14nC

0.6K/W

23nC

0.34K/W

37nC

0.24K/W

50nC

S

1200V

1200V

1200V

1200V

2

10.416mm
2

18.290mm
2

26.017mm
2

5.2 PERFORMANCE PROJECTION METHOD
5.2.1 SIC MOSFET
Fig 5.1 shows voltage and current ratings of the commercially available SiC
power MOSFETs from Cree listed in Table 5.1. For future applications, extrapolation of
device characteristics to higher voltage and current ratings allows answering the
following questions. How much chip area is required for a certain amount of drain
current? How small a value of on-state resistance can be achieved for higher voltage
(>1.7kV) SiC MOSFETs? These questions are addressed in this chapter by the
development of a performance projection method for SiC MOSFETs. The performance
projection method provides scaling equations as a function of current and voltage ratings
for quantities like chip area, thermal resistance, gate-drain charge and on-state resistance.
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1)

Chip area: Assuming that the device drain current rating is proportional to its chip

area, the projection equation of chip area based on drain current rating is given by:

Achip ( mm 2 ) =

I D ( A)
3.3925 A / mm 2

Equation 5-1

where ID(A) is the device drain current rating. The above projection formula is derived
from the chip current density of available SiC power MOSFETs obtained from
datasheets, see Fig 5.2. Notice the linear dependence of drain current rating versus chip
area.
Blocking
Voltage

3000V

Higher voltage
Higher current
1700V

BV=1700
V
Id=3A

1200V
BV=1200V BV=1200V BV=1200V
Id=19A
Id=36A
Id=60A

20A

60A

BV=1200V
Id=90A

100A

140A

180A

200A

Drain
Current

Figure 5.1 Ratings of SiC power MOSFETs available from Cree

Figure 5.2 SiC power MOSFET drain current rating (ID) versus chip area (Achip)
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2)

Thermal resistance: The thermal resistance between junction and case for each

device is plotted versus chip area in Fig 5.3. Curve fitting provides the following formula
for thermal resistance Rth(J-C) as a function of chip area. The fitting equation for thermal
resistance versus chip area is given by:

Rth ( J −C ) ( K / W ) =

5.4749
+ 0.0434
Achip (mm2 )

Equation 5-2

Figure 5.3 SiC power MOSFET thermal resistance (Rth (J-C)) versus chip area (Achip)

3)

Gate-drain charge: Fig 5.4 shows how gate-drain charge changes as a function of

chip area. The projection formula of gate-drain charge based on chip area is given by:

Qgd ( nC ) = Achip (mm 2 ) × 1.9882
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Equation 5-3

Figure 5.4 SiC power MOSFET gate-drain charge (Qgd) versus chip area (Achip)
Combining equations (5-1) and (5-3), the projected gate-drain charge as a
function of drain current rating is found as:

Qgd (nC ) =
4)

I D ( A)
× 1.9882 = 0.5861 × I D ( A)
3.3925

Equation 5-4

On-state resistance: In [70], Cree provides values of specific on-state resistance

for SiC power MOSFETs as a function of blocking voltage from 900V up to 15kV, as
shown in Table 5.2.
Table 5.2 Specific on resistance of the SiC DMOSFETs measured at gate bias of 20V as
a function of breakdown voltage at room temperature
Blocking voltage (V)
900
1200
1700
3300
10000
15000

Specific on-state resistance (mΩ.cm2)
2.3
2.7
3.38
10.6
123
208

The specific on-state resistance (mΩ·cm2) formula obtained from curve fitting is
given by:
2
Ron ,sp = 9.6 × 10−7VBD
+ 1.45
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Equation 5-5

5.2.2 SIC SCHOTTKY DIODE
This section describes the performance projection of SiC Schottky diodes based
on device datasheet data.
1) Chip area: IF(A) is the device forward current rating. Assuming that IF(A) is
proportional to diode chip area, the chip current density (=IF/Achip) can be obtained.

Achip (mm2 ) =

I F ( A)
8.2525 A / mm2

Equation 5-6

2) Thermal resistance: The thermal resistance between junction and case for each device
is a function of chip area. Curve fitting of thermal resistance Rth(J-C) obtained from
datasheets results in the following equation.

Rth ( J −C ) ( K / W ) =

2.3122
+ 0.4935
Achip (mm2 )

Equation 5-7

The projected thermal resistance as a function of forward current is obtained by
combining equations (5-6) and (5-7):
Rth ( J −C ) ( K / W ) =

19.0814
+ 0.4935
I F ( A)

Equation 5-8

3) Junction capacitance (zero voltage bias): The projection formula of junction
capacitance Cr0 (zero bias voltage) based on chip area is given by:

Cr 0 ( pF ) = Achip ( mm 2 ) × 154.88

Equation 5-9

Combining equations (5-6) and (5-9), the projected junction capacitance Cr0 as a
function of forward current is given by (5-10).

Cr 0 ( pF ) =

I F ( A)
× 154.88 = 18.7676 × I F ( A)
8.2525
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Equation 5-10

Figure 5.5 SiC power MOSFET junction capacitance (Cr0) versus chip area (Achip)
4) On-state resistance: The specific on-state resistance (mΩ·cm2) formula for SiC
Schottky diodes is obtained from curve fitting:
2
Ron ,sp = 2.72 × 10−6VBD
+ 0.43044

Equation

5-11
5) Built-in voltage potential: The diode built-in voltage potential is assumed to be
0.935V at room temperature and it has a negative temperature coefficient.

Vbi (T j , D ) = 1.475 − T j. D × 1.8 × 10−3

Equation 5-12

Tj,D is the junction temperature of SiC Schottky diode in Kelvin.

5.3 SCALABLE LOSS MODEL
In switching converters power semiconductor devices operate in clamped
inductive switching mode. Their power loss is composed of two parts: conduction loss
and switching loss. The loss model is interfaced with the thermal model as shown in Fig
5.6. The electrical loading of converter (e.g. switching frequency, DC bus voltage, load
current, etc.) is first translated into power loss via the device loss model. This power loss
is input to the thermal impedance model, which computes the junction temperature,
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which is then fed back to the loss model so that the temperature dependency of power
losses can be properly accounted for.

Figure 5.6 Electro-thermal model

5.3.1 SIC MOSFET
1) Conduction loss
The conduction loss of a SiC power MOSFET is modeled as follows:

PCond ,MOSFET = I rms 2 Ron ,M (T j )

Equation 5-13

where Irms is the MOSFET conduction current RMS value, and Ron,M(Tj) is the
junction-temperature-dependent MOSFET on-state resistance, and Tj is the MOSFET
junction temperature.
Assuming that the chip active area is 50% of the total chip area, the on-state
resistance (unit: Ω) expression at room temperature is given by:
Ron ,M (T300 ) = Ron ,sp / (0.5 Achip )
2
= (9.6 × 10 −7VBD
+ 1.45) × 200 × 0.001 / ( I D 3.3925)

Equation 5-14

2
= 0.6785 × (9.6 × 10 −7VBD
+ 1.45) / I D

The expression on the second line of (5-14) is obtained substituting the specific
on-state resistance projection formula (5-5) obtained previously. The on-state resistance
(unit: Ω) as a function of junction temperature is given by:
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Tj

Ron,M (T j ) = Ron,M (T300 )(
−7

300

= [0.6785 × (9.6 × 10 V

2
BD

)2.4

+ 1.45) / I D ](

Tj

Equation 5-15
2.4

)
300
where ID(A) is the device drain current rating, and VBD is the device reverse voltage rating.

2) Switching loss
The switching loss of the power MOSFET at a given operating condition
(blocking voltage V, and conduction current I) is modeled as varying linearly as a
function of both V and I. Therefore

Eon,M (V , I ) = Eon,M ,nom

V I
Vnom Inom

Equation 5-16

Eoff ,M (V , I ) = Eoff ,M ,nom

V I
Vnom I nom

Equation 5-17

where Eon,M,nom and Eoff,M,nom are turn-on energy loss and turn-off energy loss at nominal
operating conditions (device blocking voltage Vnom, and conduction current Inom).
The nominal values are taken from datasheet values of the latest generation of SiC
power MOSFETs from Cree with parameters as listed in Table 5.3.
Table 5.3 Nominal energy loss from device datasheet
Part number

ID

C2M0160120D
C2M0080120D
C2M0040120D

19A
36A
60A

Eon (testing voltage,
testing current)
79μJ (800V,10A)
265μJ (800V,20A)
1000μJ (800V,40A)

Eoff (testing voltage,
testing current)
57μJ (800V,10A)
135μJ (800V,20A)
400μJ (800V,40A)

Fig 5.7 shows the nominal turn-on energy loss and nominal turn-off energy loss
for SiC power MOSFETs with different chip areas. Please note that all the nominal
values are normalized to the reference case (Vnom=800V, Inom=10A).
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Figure 5.7 SiC MOSFET nominal turn-on loss energy and nominal turn-off loss energy
versus chip area (Achip)

Curve-fitting the nominal turn-on energy loss Eon,M,nom of Fig 5.7 gives the
expression:
Eon , M ,nom ( µ J ) = 14.334 Achip (mm2 ) − 13.362

Equation 5-18

The nominal turn-on energy loss can be expressed as a function of drain current
rating by substituting (5-1) into (5-18).

Eon , M ,nom ( µ J ) = 4.2252 × I D ( A) − 13.362

Equation 5-19

Repeating the same process for turn-off energy loss Eoff,M,nom gives:
Eoff ,M ,nom ( µ J ) = 3.6541Achip (mm2 ) + 32.212

Equation 5-20

Substituting equation (5-1) into (5-20) yields:

Eoff ,M ,nom ( µ J ) = 1.0771 × I D ( A) + 32.212

Equation 5-21

Combining equation (5-16) and (5-19) provides the desired scalable expression
(5-22) for the turn-on switching loss. Similarly combining (5-17) and (5-21) yields
equation (5-23).
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Eon,M (V , I ) = [4.2252 × I D ( A) − 13.362]

V I
800 10

Eoff ,M (V , I ) = [1.0771 × I D ( A) + 32.212]

Equation 5-22

V I
800 10

Equation 5-23

In these equations V is the MOSFET blocking voltage when it is off, and I is the
MOSFET conduction current when it is on, and ID(A) is the MOSFET conduction current
rating.
The total loss model of a SiC power MOSFET can be calculated as:

Ploss (V , I ) = PCond ,loss + PSw,loss
= I rms 2 Ron ,M (T j ) + f sw ( Eon , M + Eoff ,M )

Equation 5-24

Substituting equations (5-13), (5-22) and (5-23) into (5-24), the total power loss
equation (5-25) (unit: J) is obtained.
Ploss (V , I ) = I rms 2 Ron ,M (T j ) + f sw ( Eon ,M + Eoff ,M ) / 1000000
2
= I rms 2 [0.6785 × (9.6 × 10−7VBD
+ 1.45) / I D ](

Tj
300

)2.4

Equation 5-25

V I
V I
+ f sw ([4.2252 × I D − 13.362]
+ [1.0771 × I D + 32.212]
) / 1000000
800 10
800 10
T
VI
2
[5.3023 × I D + 18.85]
= I rms 2 [0.6785 × (9.6 × 10−7VBD
+ 1.45) / I D ]( j )2.4 + f sw
300
8 × 109

where fsw is the switching frequency.
In steady state, the following equation describes the thermal model:
T j − Tamb = Ploss (V , I ) × ( Rth ( J −C ) + Rth ( C − S ) + Rth ( S − A ) )

Equation 5-26

where Tj is the junction temperature of the SiC MOSFET, Tamb is the ambient
temperature, Rth(J-C) is the thermal resistance from device junction to case, Rth(C-S) is the
thermal resistance from case to heatsink, and Rth(S-A) is the thermal resistance from
heatsink to ambient.
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5.3.2 SIC SCHOTTKY DIODE
1) Conduction loss
The conduction loss of a SiC power Schottky diode is modeled as follows:
PCond ,Diode = I d _ rms 2 Ron,D (Tj ,D ) + Vbi (Tj ,D ) I d _ ave

Equation 5-27

where Id_rms is the diode conduction current RMS value, Id_ave is the diode conduction
current average value, and Ron,D(Tj,D) is the junction temperature dependent diode on-state
series resistance. Tj,D is the junction temperature of this SiC power Schottky diode.
Vbi(Tj,D) is the junction temperature dependent diode built-in voltage potential, which is
given by equation (5-12).
Assuming that the chip active area is 50% of the total chip area, based on the
specific on-state resistance projection formula (5-11) described above, the on-state
resistance (unit: Ω) expression at room temperature is given by:
Ron , D (T300 ) = Ron ,sp / (0.5 Achip )
2
= (2.72 × 10−6VBD
+ 0.43044) × 0.2 / ( I F / 8.2525)

Equation 5-28

2
= 1.65 × (2.72 × 10−6VBD
+ 0.43044) / I F

where VBD is the device breakdown voltage and IF is the forward current rating of the SiC
power Schottky diode.
The on-state series resistance (unit: Ω) as a function of junction temperature for
power Schottky diodes is given by:
Ron ,D (T j ,D ) = Ron ,D (T300 )(

T j ,D
300

)2.4

2
= [1.65 × (2.72 × 10−6VBD
+ 0.43044) / I F ](

2) Switching loss

130

T j ,D
300

Equation 5-29
)2.4

For inductive switching operation in a power converter, typically SiC Schottky
diode switching losses are negligible in comparison with SiC MOSFET switching losses
and therefore will not be considered.
The total loss model of a SiC power Schottky diode can be calculated as:
Ploss,D (V , I ) = PCond ,Diode + PSw,Diode = Id _ rms 2Ron,D (Tj,D ) +Vbi (Tj,D )Id _ ave
2
= Id _ rms 2[1.65 × (2.72 ×10−6VBD
+ 0.43044) / I F ](

Tj ,D
300

)2.4 + (0.98 − Tj.D ×1.8 ×10−3)Id _ ave

Equation 5-30

where fsw is the switching frequency.
In steady state, the following equation describes the thermal model:
T j ,D − Tamb = Ploss ,D (V , I ) × ( Rth ( J −C ) + Rth ( C − S ) + Rth ( S − A) )

where Tj,D is the junction temperature of the SiC Schottky diode. Tamb

Equation 5-31
is the ambient

temperature, Rth(J-C) is the thermal resistance from device junction to case, Rth(C-S) is the
thermal resistance from case to heatsink, and Rth(S-A) is the thermal resistance from
heatsink to ambient.

5.4 LOSS ANALYSIS OF A SIC BOOST CONVERTER
In this section, the loss models of the SiC MOSFET and SiC Schottky diode are
used to calculate device conduction and switching losses in a high frequency DC-DC
converter, in order to study how these losses affect the overall performance of the
conversion system. A simple hard-switching DC-DC boost converter is selected in this
work to perform the investigation in this section. The main specifications of this SiC DCDC boost converter are summarized in Table 5.4.
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. Table 5.4 Specifications of a SiC DC-DC boost converter
Output Voltage
Nominal output power
Duty cycle
Ambient temperature
Junction temperature limitation
Thermal resistance
(from case to heatsink)
Heatsink thermal resistance

1000V
20kW
0.5
25 oC
150 oC
2K/W
0.1K/W

Typically, selecting device current rating (proportional to chip area) involves a
tradeoff between conduction and switching losses. If devices with larger current ratings
are selected, the related conduction losses are lower, and switching losses are higher.
Conversely, devices with lower current ratings result in higher conduction losses and
lower switching losses.

Figure 5.8 Total power loss of SiC boost converter at full power as a function of
switching frequency for two different device current ratings

As shown in Fig 5.8, as frequency increases from 10 kHz to 200 kHz, the power
loss of the SiC converter at rated output power linearly increases due to increasing
switching losses. It can be seen that the 80A devices have lower power loss at lower

132

switching frequencies, whereas the 50A devices have lower power loss at higher
switching frequencies. The cross point is about 70 kHz. This is due to the fact that
devices with higher current ratings (in proportion to chip area) have lower on-state
resistances and higher device capacitances, while devices with lower current ratings have
higher on-state resistance and lower device capacitance.
The loss distribution of the SiC boost DC-DC converter is shown in Fig 5.9, at
full output power, and 100 kHz switching frequency. The figure clearly shows that the
MOSFET switching loss dominates the total MOSFET losses.

Figure 5.9 Power loss breakdown of SiC boost converter at full power rating and
switching frequency 100kHz

Fig 5.10 illustrates the efficiency of the SiC converter at different junction
temperatures (from 25 oC to 125 oC). Note that only semiconductor device losses are
considered. The efficiency decreases as temperature increases due to increased
conduction losses. Moreover, the SiC converter with 50A devices has higher efficiency
than the converter with 80A devices, at lower junction temperatures. The opposite is true
at higher junction temperatures.
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Figure 5.10 Efficiency of SiC boost converter at full power (20 kW), switching
frequency 100 kHz as a function of junction temperature

Fig 5.11 shows the calculated losses based on the scalable loss model, as the
device chip areas (current ratings) increase. As the chip areas increase, the device
conduction losses decrease, and the device switching losses increase. The optimum chip
area (MOSFET chip area plus diode chip area) is about 30~35 mm2.

Figure 5.11 Power loss distribution of SiC boost converter at full power rating 20 kW,
switching frequency 50 kHz with different chip areas
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5.5 SUMMARY
In this chapter, a simple behavioral projection method for future SiC MOSFETs
and SiC Schottky diodes is developed, and a scalable loss model for future SiC
MOSFETs and SiC Schottky diodes is proposed. The loss model parameters are extracted
from device datasheets by using a curve fitting method. The formulas so obtained can be
used to calculate device parameters, such as chip area, thermal resistance, gate-drain
charge, junction capacitance and on-resistance, as a function of device voltage and
current ratings. Parameter values can be projected for future SiC power devices having
higher voltage and higher current ratings. Loss estimation for future SiC MOSFETs and
SiC Schottky diodes can be performed using the proposed scalable loss model. The
scalable loss model is demonstrated in the loss analysis of a SiC boost DC-DC converter.
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CHAPTER 6
CONCLUSIONS AND FUTURE WORK
6.1 CONCLUSIONS
This dissertation discusses the device modeling and loss analysis of wide bandgap
power semiconductor devices. Three wide bandgap power semiconductor devices are
studied: GaN HEMT, SiC MOSFET and SiC Schottky diode. The basic objective in
device modeling is to obtain the functional relationship among the electrical and thermal
variables of the devices that are to be modeled. Loss models use closed form
mathematical equations to accurately describe power loss mechanisms and quantify
losses as a function of various design parameters.
First, a simple physics-based model for GaN HEMT including both forward and
reverse channel current conduction is proposed and validated under both static and
switching conditions. Static characterization is done using a curve tracer and C-V
analyzer. For dynamic switching characterization, a Double Pulse Tester (DPT) printed
circuit board (PCB) with both a resistive load and an inductive load is built. The 3-D
inductance extraction software program FastHenry is used to estimate the parasitic
inductances from DPT circuit PCB layout. The extracted gate driving loop and drain-tosource main switching loop parasitic inductances from the PCB layout are used in Pspice
simulation circuit together with the developed GaN HEMT model to accurately simulate
the resistive and inductive switching transient behavior of the power devices.
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Second, to utilize the SiC MOSFET body diode in power converters, the static
and switching behavior of SiC MOSFET body diode is characterized and analyzed. The
static characteristics of SiC MOSFET body diode are measured at varied junction
temperatures. The dynamic characteristics of SiC MOSFET body diode are tested based
on Double Pulse Tester (DPT) under different current commutating slopes, forward
conduction currents and junction temperatures. A diode model is introduced, which uses
a Fourier Series solution for the ambipolar diffusion equation in the drift region. The
parameter extraction procedure is described. The diode model using the parameters
extracted demonstrates good agreement with experimental results.
Third, a simple and accurate analytical loss model for SiC power devices is
proposed. A novel feature of this loss model is that it considers the package and PCB
parasitic elements in the circuits, nonlinearity of device junction capacitance and ringing
loss. The proposed model identifies the switching waveform subintervals, and develops
the analytical equations in each switching subinterval to calculate the switching loss.
Inductive turn-on and turn-off are thoroughly analyzed. A double pulse test-bench is built
to characterize inductive switching behavior of the SiC devices. The analytical results are
compared with experimental results. The results show that the proposed loss model can
predict switching loss more accurately than the conventional loss model.
Finally, a simple behavioral projection method for future SiC MOSFETs and SiC
Schottky diodes is developed, and a scalable loss model for future SiC MOSFETs and
SiC Schottky diodes is proposed. The performance projection method provides estimated
parameters also for upcoming devices with higher power ratings than currently
commercially available. These parameters are used in the scalable loss models to estimate
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power losses. The performance projection and scalable loss model are established based
on data from Cree’s product datasheets. The loss breakdown analysis of a SiC DC-DC
boost converter is presented to demonstrate the proposed performance projection method
and scalable loss model.

6.2 FUTURE WORK
Based on the research results presented in this dissertation, future work can be
carried out as follows:
1) Development of the analytical loss model for a SiC phase leg configuration
In order to extend the proposed analytical loss to more converter topologies, such
as inverter, half bridges, full bridges and so on, an analytical loss model for a SiC phase
leg configuration can be investigated [71][72][73].
The nonlinearity of device capacitances and the parasitic inductances in the
circuit, such as the source inductance shared by the power stage and gate driver loop, the
drain inductance, etc., should be considered in the loss model. In addition, the model
should take into account the reverse recovery characteristics of the body diode of the SiC
MOSFET, if an external anti-parallel SiC Schottky diode is not used [74].
2) Design of a SiC DC-DC buck converter
In order to demonstrate the SiC MOSFET performance and validate the proposed
loss models, a DC-DC buck reference design using 1200V SiC MOSFET and 1200V SiC
Schottky diode will be demonstrated. The efficiency of the power converter will be
measured, and device chip temperature will be monitored during steady-state operation.
The comparison of experiment, Pspice simulation, analytical loss model calculation and
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scalable loss model calculation will be done, in terms of device losses and converter
efficiency.
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